SAM4S16C Atmel Corporation, SAM4S16C Datasheet - Page 254
Manufacturer Part Number
Specifications of SAM4S16C
# Of Touch Channels
Hardware Qtouch Acquisition
Max I/o Pins
Quadrature Decoder Channels
Sd / Emmc
Adc Resolution (bits)
Adc Speed (ksps)
Resistive Touch Screen
Dac Resolution (bits)
Self Program Memory
External Bus Interface
Temp. Range (deg C)
-40 to 85
I/o Supply Class
Operating Voltage (vcc)
1.62 to 3.6
Mpu / Mmu
Yes / No
Output Compare Channels
Input Capture Channels
Calibrated Rc Oscillator
Instruction cycle count
Memory Protection Unit
An instruction that is architecturally Undefined.
A 16-bit data item.
The behavior is not architecturally defined, but is defined and documented by individual
The behavior is not architecturally defined, and does not have to be documented by individual
implementations. Used when there are a number of implementation options available and the option
chosen does not affect software compatibility.
In some load and store instruction descriptions, the value of this register is used as an offset to be
added to or subtracted from the base register value to form the address that is sent to memory. Some
addressing modes optionally enable the index register value to be shifted prior to the addition or
The number of cycles that an instruction occupies the Execute stage of the pipeline.
A program that control of the processor is passed to when an interrupt occurs.
One of a number of fixed addresses in low memory, or in high memory if high vectors are configured,
that contains the first instruction of the corresponding interrupt handler.
Byte ordering scheme in which bytes of increasing significance in a data word are stored at increasing
addresses in memory.
Memory in which:
a byte or halfword at a word-aligned address is the least significant byte or halfword within the word at
a byte at a halfword-aligned address is the least significant byte within the halfword at that address.
A processor architecture where data-processing operations only operate on register contents, not
directly on memory contents.
Hardware that controls access permissions to blocks of memory. An MPU does not perform any
In pipelined processors, the process of fetching instructions from memory to fill up the pipeline before
the preceding instructions have finished executing. Prefetching an instruction does not mean that the
instruction has to be executed.