SAM9G10 Atmel Corporation, SAM9G10 Datasheet - Page 842

• Manufacturer Part Number: SAM9G10
• Manufacturer: Atmel Corporation

Specifications of SAM9G10

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 266 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 4
• Ssc: 3
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

39.7.8.7
Figure 39-40. Header Reception
842
842
te RSTSTA=1
Baud Rate
US_LINIR
in US_CR
LINBK
LINID
Clock
RXD
SAM9G35
SAM9G35
Header Reception (Slave Node Configuration)
All the LIN Frames start with a header which is sent by the master node and consists of a Synch
Break Field, Synch Field and Identifier Field.
In Slave node configuration, the frame handling starts with the reception of the header.
The USART uses a break detection threshold of 11 nominal bit times at the actual baud rate. At
any time, if 11 consecutive recessive bits are detected on the bus, the USART detects a Break
Field. As long as a Break Field has not been detected, the USART stays idle and the received
data are not taken in account.
When a Break Field has been detected, the flag LINBK in the Channel Status register
(US_CSR) is set to 1 and the USART expects the Synch Field character to be 0x55. This field is
used to update the actual baud rate in order to stay synchronized (see
received Synch character is not 0x55, an Inconsistent Synch Field error is generated (see
tion
After receiving the Synch Field, the USART expects to receive the Identifier Field.
When the Identifier Field has been received, the flag LINID in the Channel Status register
(US_CSR) is set to 1. At this moment the field IDCHR in the LIN Identifier register (US_LINIR) is
updated with the received character. The Identifier parity bits can be automatically computed
and checked (see
The flags LINID and LINBK are reset by writing the bit RSTSTA to 1 in the Control register
(US_CR).
13 dominant bits (at 0)
39.7.8.14).
Break Field
Section
1 recessive bit
Delimiter
Break
(at 1)
39.7.8.9).
Start
Bit
1
0
Synch Byte = 0x55
1
0
1
0
1
0
Stop
Bit
Start
Bit
ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7
Section
11053B–ATARM–22-Sep-11
11053B–ATARM–22-Sep-11
39.7.8.8). If the
Stop
Bit
Sec-