AD9644 Analog Devices, AD9644 Datasheet - Page 29

• Manufacturer Part Number: AD9644
• Description: 14-Bit, 80 MSPS/155 MSPS, 1.8V Dual, Serial Output A/D Converter
• Manufacturer: Analog Devices

Specifications of AD9644

• Resolution (bits): 14bit
• # Chan: 2
• Sample Rate: 155MSPS
• Analog Input Type: Diff-Bip
• Ain Range: 1.75 V p-p
• Adc Architecture: Pipelined

Data Sheet
BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST
The AD9644 includes built-in test features designed to enable
verification of the integrity of each channel as well as facilitate
board level debugging. A BIST (built-in self-test) feature is included
that verifies the integrity of the digital datapath of the AD9644.
Various output test options are also provided to place predictable
values on the outputs of the AD9644.
BUILT-IN SELF-TEST (BIST)
The BIST is a thorough test of the digital portion of the selected
AD9644 signal path. When enabled, the test runs from an internal
pseudorandom noise (PN) source through the digital datapath
starting at the ADC block output. The BIST sequence runs for
512 cycles and stops. The BIST signature value for Channel A
and/or Channel B is placed in Register 0x24 and Register 0x25.
The outputs are not disconnected during this test, so the PN
sequence can be observed as it runs. The PN sequence can be
continued from its last value or reset from the beginning, based
on the value programmed in Register 0x0E, Bit 2. The BIST
signature result varies based on the channel configuration.
OUTPUT TEST MODES
Digital Test patterns can be inserted at various points along the
signal path within the AD9644 as shown in Figure 70. The
ability to inject these signals at several locations facilitates
debugging of the JESD204A serial communication link.
The Register 0x0D allows test signals generated at the output of
the ADC core to be fed directly into the input of the serial Link.
The output test options available from Register 0x0D are shown
in Table 17. When an output test mode is enabled, the analog
section of the ADC is disconnected from the digital back end
blocks and the test pattern is run through the output formatting
block. Some of the test patterns are subject to output formatting,
and some are not. The seed value for the PN sequence tests can be
forced if the PN reset bits are used to hold the generator in reset
mode by setting Bit 4 or Bit 5 of Register 0x0D. These tests can
be performed with or without an analog signal (if present, the
analog signal is ignored), but they do require an encode clock.
Rev. C | Page 29 of 44
For more information, see the
Interfacing to High Speed ADCs via SPI.
There are nine digital output test pattern options available that
can be initiated through the SPI (see Table 14 for the output bit
sequencing options). This feature is useful when validating
receiver capture and timing. Some test patterns have two serial
sequential words and can be alternated in various ways, depending
on the test pattern selected. Note that some patterns do not
adhere to the data format select option. In addition, custom
user-defined test patterns can be assigned in the user pattern
registers (Address 0x19 through Address 0x20).
The PN sequence short pattern produces a pseudorandom bit
sequence that repeats itself every 2
of the PN sequence short and how it is generated can be found
in Section 5.1 of the ITU-T O.150 (05/96) recommendation.
The only difference is that the starting value must be a specific
value instead of all 1s (see Table 13 for the initial values).
The PN sequence long pattern produces a pseudorandom bit
sequence that repeats itself every 2
description of the PN sequence long and how it is generated can
be found in Section 5.6 of the ITU-T O.150 (05/96) standard.
The only differences are that the starting value must be a specific
value instead of all 1s (see Table 13 for the initial values) and
that the AD9644 inverts the bit stream with relation to the ITU-T
standard.
Table 13. PN Sequence
Sequence
PN Sequence Short
PN Sequence Long
The Register 0x62 allows patterns similar to those described in
Table 14 to be input at different points along the data path. This
allows the user to provide predictable output data on the serial
link without it having been manipulated by the internal
formatting logic. Refer to Table 17 for additional information
on the test modes available in Register 0x62.
Initial
Value
0x0092
0x3AFF
AN-877
9
23
First Three Output Samples
(MSB First)
0x125B, 0x3C9A, 0x2660
0x3FD7, 0x0002, 0x36E0
− 1 (511) bits. A description
− 1 (8,388,607) bits. A
Application Note,
AD9644