AD9779 Analog Devices, AD9779 Datasheet - Page 45
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9779
Manufacturer Part Number
AD9779
Description
Dual 16-Bit, 1 GSPS, Digital-to-Analog Converter
Manufacturer
Analog Devices
Datasheet
1.AD9778.pdf
(56 pages)
Specifications of AD9779
Resolution (bits)
16bit
Dac Update Rate
1GSPS
Dac Settling Time
n/a
Max Pos Supply (v)
+3.47V
Single-supply
Yes
Dac Type
Current Out
Dac Input Format
Par
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9779ABSV2
Manufacturer:
AD
Quantity:
453
Company:
Part Number:
AD9779ABSVZ
Manufacturer:
ADI
Quantity:
1
Company:
Part Number:
AD9779ABSVZ
Manufacturer:
ADI
Quantity:
184
Company:
Part Number:
AD9779ABSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9779ABSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9779ABSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD9779BSV
Manufacturer:
ADI
Quantity:
189
Company:
Part Number:
AD9779BSVZ
Manufacturer:
AD
Quantity:
2 100
Company:
Part Number:
AD9779BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9779BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9779BSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9779XSV
Manufacturer:
ADI/亚德诺
Quantity:
20 000
In addition to this divisor function, DATACLK can be divided
by up to an additional factor of 4, according to the state of the
DATACLK divide register (Register 0x03, Bits<5:4>). For more
details, see Table 22).
Table 22. Extra DATACLK Divisor Ratio
Register 0x03, Bits<5:4>
00
01
10
11
The maximum divisor resulting from the combination of the
values in Table 21, and the DATACLK divide register is 32.
Manual Input Timing Correction
Correction of input timing can be achieved manually. The
correction function is controlled by Register 0x03, Bits<7:6>.
The function is programmed as shown in Table 23.
Table 23. Input Timing Correction Mode
Register 0x03, Bits<7:6>
00
01
10
11
Divider Ratio
1
2
4
1
Function
Error check disabled
Reserved
Reserved
Reserved
Rev. A | Page 45 of 56
Necessary corrections can be made by adjusting DATACLK
delay and the DATACLK invert bit (Register 2, Bit 2).
DATACLK delay can then be swept to find the range over which
the timing is valid. The final value for data delay should be the
value that corresponds to the middle of the valid timing range.
If a valid timing range is not found during this sweep, the user
should invert the DATACLK invert bit and repeat the process.
Multiple DAC Synchronization
The AD9779 has programmable features that allow the CMOS
digital data bus inputs and internal filters on multiple devices to
be synchronized. This means that the DATACLK output signal
on one AD9779 can be used to register the output data for a data
bus delivering data to multiple AD9779s. The details of this opera-
tion are given in the Analog Devices Application Note AN-822.
AD9776/AD9778/AD9779