OP07D Analog Devices, OP07D Datasheet
OP07D
Specifications of OP07D
Available stocks
Related parts for OP07D
OP07D Summary of contents
Page 1
... Excellent linearity and gain accuracy can be maintained at high closed-loop gains. The OP07D is fully specified over the extended industrial tem- perature range of −40°C to +125°C. The OP07D amplifier is available in 8-lead DIP and the popular 8-lead, narrow SOIC lead-free packages. ...
Page 2
... OP07D TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Pin Configurations ........................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 REVISION HISTORY 2/11—Rev Rev. A Changes to Output Voltage Swing Parameter ............................... 4 Changes to Figure 42 ...................................................................... 12 Updated Outline Dimensions ....................................................... 13 Changes to Ordering Guide .......................................................... 14 12/05—Revision 0: Initial Version Absolute Maximum Ratings ............................................................5 Thermal Resistance .......................................................................5 ESD Caution...................................................................................5 Typical Performance Characteristics ...
Page 3
... O 0°C ≤ T ≤ 70°C A −40°C ≤ T ≤ +125° kΩ L GBP kHz kHz n Rev Page OP07D Min Typ Max Unit 40 150 μV 250 μV 350 μ − ...
Page 4
... OP07D V = ± 25°C, unless otherwise specified Table 2. Parameter INPUT CHARACTERISTICS Offset Voltage Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Open-Loop Gain Offset Voltage Drift OUTPUT CHARACTERISTICS Output Voltage Swing Short-Circuit Current Output Current POWER SUPPLY ...
Page 5
... THERMAL RESISTANCE +300°C θ is specified for worst-case conditions, that is, a device JA soldered in a circuit board for surface-mount packages. Table 4. Package Type 8-Lead DIP (N-8) 8-Lead SOIC (R-8) Rev Page OP07D θ θ Unit JA JC 103 43 °C/W 158 43 °C/W ...
Page 6
... OP07D TYPICAL PERFORMANCE CHARACTERISTICS –100 –80 –60 –40 – (µV) OS Figure 2. Number of Amplifiers vs. Offset Voltage –100 –80 –60 –40 – (µV) OS Figure 3. Number of Amplifiers vs. Offset Voltage 0.15 0.30 0.45 0.60 0.75 TCV (µ ...
Page 7
... Rev Page ±15V S = 10kΩ 100 TEMPERATURE (° ± 10kΩ 100 TEMPERATURE (° ±15V 100 TEMPERATURE (°C) Figure 13. Input Bias Current vs. Temperature OP07D 150 150 150 ...
Page 8
... OP07D 0 –0.05 –0.10 –0.15 –0.20 –0.25 –0.30 –0.35 –0.40 – TEMPERATURE (°C) Figure 14. Input Bias Current vs. Temperature 146 144 V = ±15V S 142 140 138 134 134 132 130 128 V = ±5V S 126 124 – TEMPERATURE (°C) Figure 15. CMRR vs. Temperature 16000 14000 V = ± ...
Page 9
... Figure 23. Closed-Loop Gain vs. Frequency +100 + 10k 100k FREQUENCY (Hz) Figure 24. Closed-Loop Gain vs. Frequency V = ±15V ±50mV –OS + (nF) LOAD Figure 25. Overshoot vs. Capacitive Load OP07D = ±15V S = 28mV IN ∞ 20pF ± 28mV IN ∞ 20pF ...
Page 10
... OP07D ± ±50mV (nF) LOAD Figure 26. Overshoot vs. Capacitive Load 112 V = ±15V S 110 108 106 104 102 100 98 96 100 1k 10k FREQUENCY (Hz) Figure 27. CMRR vs. Frequency 100 +PSRR 100 1k 10k FREQUENCY (Hz) Figure 28. PSRR vs. Frequency – ...
Page 11
... Figure 36. Positive Overload Recovery 400mV 200mV 0V –200mV 15V 10V 5V 0V –5V Figure 37. Negative Overload Recovery Rev Page OP07D TIME (100µs/DIV ±15V 200mV –100 V RECOVERY = 1µ OUT TIME (10µs/DIV ±15V S ...
Page 12
... –10 RECOVERY = 5.6µs Rev Page ±15V S VN p-p = 0.24µV TIME (1s/DIV) Figure 41. Voltage Noise (0 Hz) 20kΩ – – OP07D 6 OUTPUT INPUT + TRIM RANGE TYPICALLY ±3.5mV V– Figure 42. Optional Offset Nulling Circuit ...
Page 13
... MIN 0.070 (1.78) 0.060 (1.52) 0.045 (1.14) COMPLIANT TO JEDEC STANDARDS MS-001 Figure 44. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8) Dimensions shown in inches and (millimeters) Rev Page 0.50 (0.0196) 45° 0.25 (0.0099) 1.27 (0.0500) 0.40 (0.0157) 0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.195 (4.95) 0.130 (3.30) 0.115 (2.92) 0.014 (0.36) 0.010 (0.25) 0.008 (0.20) 0.430 (10.92) MAX OP07D ...
Page 14
... ORDERING GUIDE Model 1 Temperature Range OP07DNZ −40°C to +125°C OP07DRZ −40°C to +125°C OP07DRZ-REEL −40°C to +125°C OP07DRZ-REEL7 −40°C to +125° RoHS Compliant Part. Package Description 8-Lead PDIP 8-Lead SOIC_N 8-Lead SOIC_N 8-Lead SOIC_N Rev Page ...
Page 15
... NOTES Rev Page OP07D ...
Page 16
... OP07D NOTES © 2005–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05867–0–2/11(A) Rev Page ...