ADUC7122 Analog Devices, ADUC7122 Datasheet - Page 35

no-image

ADUC7122

Manufacturer Part Number
ADUC7122
Description
Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI® MCU
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC7122

Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Sram (bytes)
8192Bytes
Gpio Pins
32
Adc # Channels
13
POWER SUPPLY MONITOR
The power supply monitor on the ADuC7122 indicates when
the IOV
The monitor function is controlled via the PSMCON register.
If enabled in the IRQEN or FIQEN register, the monitor inter-
rupts the core using the PSMI bit in the PSMCON MMR. This
bit is cleared immediately when CMP goes high. Note that if
the interrupt generated is exited before CMP goes high (IOV
is above the trip point), no further interrupts are generated
until CMP returns high. The user should ensure that code
execution remains within the ISR until CMP returns high.
This monitor function allows the user to save working registers
to avoid possible data loss due to the low supply or brownout
conditions. It also ensures that normal code execution does not
resume until a safe supply level has been established.
When the ADC channel selection bits are configured to
IOVDD_MON (ADCCP[4:0] = 10011), this permits the ADC
Table 36. REFCON MMR Bit Designations (Address = 0xFFFF0480, Default Value = 0x01)
Bit
7:1
2
1
0
Table 37. PSMCON MMR Bit Designations (Address = 0xFFFF0440, Default Value = 0x08 or 0x00 (Dependent on Device Supply Level)
Bit
7:4
3
2
1
0
Name
Reserved
CMP
TP
PSMEN
PSMI
Description
Reserved.
Reserved. Always set to 1. This bit outputs the buffered version of the internal 2.5 V reference onto BUF_VREF1 and BUF_VREF2. To
disable this buffer, the user must disable the internal reference by clearing REFCON = 0x00.
Internal 2.5 V reference output enable.
Internal 1.2 V reference output enable.
Set by the user to connect the internal 1.2 V reference to the V
Cleared by the user to disconnect the reference from the V
DD
Set by the user to connect the internal 2.5 V reference to the V
Cleared by the user to disconnect the reference from the V
reference source to the V
supply pin drops below one of two supply trip points.
Description
Reserved bits. Clear to 0.
Comparator bit. This is a read-only bit that directly reflects the state of the comparator.
Read 1 indicates the IOV
Read 0 indicates the IOV
service routine.
Trip point selection bit.
0 = 2.79 V
1 = 3.07 V
Power supply monitor enable bit.
Set to 1 by the user to enable the power supply monitor circuit.
Cleared to 0 by the user to disable the power supply monitor circuit.
Power supply monitor interrupt bit. This bit is set high by the ADuC7122 if CMP is low, indicating low I/O supply. The
PSMI bit can be used to interrupt the processor. When CMP returns high, the PSMI bit can be cleared by writing a 1 to
this location. A write of 0 has no effect. There is no timeout delay. PSMI can be cleared immediately when CMP goes
high.
REF
_2.5 pin.
DD
DD
supply is above its selected trip point or the PSM is in power-down mode.
supply is below its selected trip point. This bit should be set before leaving the interrupt
Rev. 0 | Page 35 of 96
DD
REF
REF
_1.2 pin.
_2.5 pin. This pin should also be cleared to connect an external
REF
REF
_1.2 pin.
_2.5 pin.
to convert the voltage available at the input of the power supply
monitor comparator. When measuring an internal channel, the
internal buffer must be enabled. The internal buffer should be
enabled to isolate from external interference when sampling any
of the internal channels. Before measuring this voltage, the
following sequence is required:
1.
2.
3.
4.
The delay between the ADC mux select switching and the
initiation of the conversion is required to allow the voltage on
the ADC sampling capacitor to settle to the divided down
supply voltage.
Measure VREF using the ADC.
Set ADCCP = IOVDD_MON channel.
Set a typical delay of 60 μs.
Perform ADC conversion on the IOVDD_MON channel
(use an ADCCON value of 0x2AA3 for optimum results).
ADuC7122

Related parts for ADUC7122