ADP5020 Analog Devices, ADP5020 Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADP5020
Manufacturer Part Number
ADP5020
Description
Power Management Unit for Imaging Modules
Manufacturer
Analog Devices
Datasheet
1.ADP5020.pdf
(28 pages)
ADP5020
PCB BOARD LAYOUT RECOMMENDATIONS
•
•
•
EXTERNAL COMPONENT LIST
Table 19. Recommended External Components List
Reference
Designator
C1, C4
C1, C4
C2
C3
C5
C6
L1
L2
R1, R2
Place the input and output capacitors, C1, C2, C3, C4, and
C5, as close as possible to the respective ADP5020 pin, and
make the grounding connection to the ADP5020 ground
pins as short as possible.
Connect C3, C5, and C6 to the analog ground, and connect
C1, C2, and C4 to the power ground.
Place the L1 and L2 inductors as close as possible to the
respective output pins.
Description
10 μF, X5R, 6.3 V, ±20%
10 μF, X5R, 6.3 V, ±20%
4.7 μF, X5R, 6.3 V, ±10%
1.0 μF, X5R, 6.3 V, ±10%
0.1 μF, X5R, 10 V, ±10%
1.0 μF, X5R, 6.3 V, ±10%
2.2 μH, DCR = 0.13 Ω, IDC = 1 A
2.2 μH, DCR = 0.23 Ω, IDC = 0.53 A
10 kΩ, 1%, thick film resistor
Size
0603
0603
0603
0603
0402
0603
2.5 mm × 1.8 mm × 1.2 mm
2.0 mm × 1.2 mm × 1.0 mm
0402
Rev. 0 | Page 24 of 28
•
•
•
The power and analog ground planes are recommended to
keep the noise low. Use one layer for power ground and one
layer for analog ground. Tie the power and analog grounds
at a single point.
Use wide traces to connect the inductor and the input and
output capacitors.
Add the L3 inductor and the C8 capacitor, if needed, to
improve the LDO noise rejection at the switching fre-
quency of the Buck 1 regulator (3 MHz) because the LDO
PSRR typically degrades at higher frequencies. If switching
noise is not an issue, remove the L3 inductor.
Proposed Vendor
Murata
Taiyo Yuden
Murata
Murata
Murata
Murata
Taiyo Yuden
Taiyo Yuden
KOA Speer Electronics
Vendor Part No.
GRM188R60J106M
JMK107BJ106MA
GRM188R60J475K
GRM155R60J105K
GRM155R61A104K
GRM155R60J105K
BRL2518T2R2M
BRL2012T2R2M
RK73H1ETTP1002F