STM32F105V8 STMicroelectronics, STM32F105V8 Datasheet - Page 51

no-image

STM32F105V8

Manufacturer Part Number
STM32F105V8
Description
Mainstream Connectivity line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 72 MHz CPU, CAN, USB 2.0 OTG
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F105V8

Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Dma
12-channel DMA controller
Supported Peripherals
timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter
10/100 Ethernet Mac With Dedicated Dma And Sram (4 Kbytes)
IEEE1588 hardware support, MII/RMII available on all packages

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F105V8T6
Manufacturer:
AMIC
Quantity:
101
Part Number:
STM32F105V8T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F105V8T6
Manufacturer:
ST
0
STM32F105xx, STM32F107xx
5.3.8
All timings are derived from tests performed under ambient temperature and V
voltage conditions summarized in
Table 26.
1. The wakeup times are measured from the wakeup event to the point in which the user application code
PLL, PLL2 and PLL3 characteristics
The parameters given in
temperature and V
Table 27.
1. Based on characterization, not tested in production.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
Table 28.
1. Based on characterization, not tested in production.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
f
f
f
t
Jitter
f
f
f
t
Jitter
PLL_IN
PLL_OUT
VCO_OUT
LOCK
PLL_IN
PLL_OUT
VCO_OUT
LOCK
reads the first instruction.
the range defined by f
the range defined by f
Symbol
Symbol
t
t
t
WUSTDBY
WUSLEEP
WUSTOP
Symbol
(1)
(1)
(1)
Low-power mode wakeup timings
PLL characteristics
PLL2 and PLL3 characteristics
PLL input clock
Pulse width at high level
PLL multiplier output clock
PLL VCO output
PLL lock time
Cycle-to-cycle jitter
PLL input clock
Pulse width at high level
PLL multiplier output clock
PLL VCO output
PLL lock time
Cycle-to-cycle jitter
DD
Wakeup from Sleep mode
Wakeup from Stop mode (regulator in run mode)
Wakeup from Stop mode (regulator in low power mode)
Wakeup from Standby mode
PLL_OUT
PLL_OUT
supply voltage conditions summarized in
Table 27
.
.
(2)
(2)
Doc ID 15274 Rev 6
Parameter
Parameter
Table
and
Table 28
Parameter
9.
are derived from tests performed under
Min
Min
30
40
80
3
30
18
36
3
(1)
Table
(1)
Electrical characteristics
9.
Max
Max
148
350
400
144
350
300
74
12
72
5
(1)
Typ
(1)
1.8
3.6
5.4
50
DD
supply
MHz
MHz
MHz
MHz
MHz
MHz
Unit
Unit
Unit
ns
µs
ps
ns
µs
ps
51/104
µs
µs
µs

Related parts for STM32F105V8