STM32F105VC STMicroelectronics, STM32F105VC Datasheet - Page 56

no-image

STM32F105VC

Manufacturer Part Number
STM32F105VC
Description
Mainstream Connectivity line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, CAN, USB 2.0 OTG
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F105VC

Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Dma
12-channel DMA controller
Supported Peripherals
timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter
10/100 Ethernet Mac With Dedicated Dma And Sram (4 Kbytes)
IEEE1588 hardware support, MII/RMII available on all packages

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F105VCT6
Manufacturer:
STMicroelectronics
Quantity:
20 000
Part Number:
STM32F105VCT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F105VCT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F105VCT6
Manufacturer:
ST
Quantity:
12 865
Part Number:
STM32F105VCT6
Manufacturer:
STM
Quantity:
8 487
Part Number:
STM32F105VCT6
0
Company:
Part Number:
STM32F105VCT6
Quantity:
2 160
Company:
Part Number:
STM32F105VCT6
Quantity:
5 400
Part Number:
STM32F105VCT6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F105VCT6TR
Manufacturer:
ST
0
Part Number:
STM32F105VCT6V
Manufacturer:
STM
Quantity:
4 761
Part Number:
STM32F105VCT6Z
Manufacturer:
ST
0
Part Number:
STM32F105VCT6��
Manufacturer:
ST
0
Company:
Part Number:
STM32F105VCT7
Quantity:
2 000
Electrical characteristics
Table 36.
1. FT = Five-volt tolerant. In order to sustain a voltage higher than V
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
3. With a minimum of 100 mV.
4. Leakage could be higher than max. if negative current is injected on adjacent pins.
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This
Figure 18. Standard I/O input characteristics - CMOS port
56/104
Symbol
V
R
R
C
I
disabled.
MOS/NMOS contribution
lkg
hys
PU
PD
IO
Standard IO Schmitt
trigger voltage
hysteresis
IO FT Schmitt trigger
voltage hysteresis
Input leakage current
Weak pull-
up
equivalent
resistor
Weak pull-
down
equivalent
resistor
I/O pin capacitance
I/O static characteristics
All I/Os are CMOS and TTL compliant (no software configuration required). Their
characteristics cover more than the strict CMOS-technology or TTL parameters. The
coverage of these requirements is shown in
in
Figure 20
(5)
(5)
Parameter
(2)
All pins
except for
PA10
PA10
All pins
except for
PA10
PA10
to the series resistance is minimum
and
(2)
(4)
Figure 21
V
V
Standard I/Os
SS
IN
Conditions
V
V
= 5 V,
IN
IN
for 5 V tolerant I/Os.
V
=
=
IN
V
V
I/O FT
Doc ID 15274 Rev 6
DD
SS
V
DD
(~10% order)
DD
5% V
Figure 18
+0.3 the internal pull-up/pull-down resistors must be
Min
200
.
30
30
8
8
DD
(3)
and
Figure 19
Typ
STM32F105xx, STM32F107xx
40
11
40
11
5
for standard I/Os, and
Max
±1
50
15
50
15
3
Unit
mV
mV
µA
pF

Related parts for STM32F105VC