STM32F101RG STMicroelectronics, STM32F101RG Datasheet - Page 68

• Manufacturer Part Number: STM32F101RG
• Description: Mainstream Access line, ARM Cortex-M3 MCU with 1 Mbyte Flash, 36 MHz CPU
• Manufacturer: STMicroelectronics

Specifications of STM32F101RG

• Conversion Range: 0 to 3.6 V
• Peripherals Supported: timers, ADC, DAC, SPIs, I2Cs and USARTs
• Systick Timer: a 24-bit downcounter

Electrical characteristics
68/108
Figure 28. Synchronous non-multiplexed PSRAM write timings
Table 38.
1. C
2. Preliminary values.
t
t
t
t
t
t
t
t
t
t
t
t
t
w(CLK)
d(CLKL-NExL)
d(CLKH-NExH)
d(CLKL-NADVL)
d(CLKL-NADVH)
d(CLKL-AV)
d(CLKH-AIV)
d(CLKL-NWEL)
d(CLKH-NWEH)
d(CLKL-Data)
su(NWAITV-CLKH)
h(CLKH-NWAITV)
d(CLKL-NBLH)
FSMC_D[15:0]
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
FSMC_A[25:0]
FSMC_NADV
Symbol
L
FSMC_NWE
FSMC_NBL
FSMC_CLK
= 15 pF.
FSMC_NEx
t d(CLKL-NADVL)
t d(CLKL-NExL)
Synchronous non-multiplexed PSRAM write timings
t w(CLK)
FSMC_CLK period
FSMC_CLK low to FSMC_NEx low (x = 0...2)
FSMC_CLK high to FSMC_NEx high (x = 0...2)
FSMC_CLK low to FSMC_NADV low
FSMC_CLK low to FSMC_NADV high
FSMC_CLK low to FSMC_Ax valid (x = 16...25)
FSMC_CLK high to FSMC_Ax invalid (x = 16...25)
FSMC_CLK low to FSMC_NWE low
FSMC_CLK high to FSMC_NWE high
FSMC_D[15:0] valid data after FSMC_CLK low
FSMC_NWAIT valid before FSMC_CLK high
FSMC_NWAIT valid after FSMC_CLK high
FSMC_CLK low to FSMC_NBL high
t d(CLKL-AV)
t d(CLKL-NWEL)
Doc ID 17143 Rev 2
t su(NWAITV-CLKH)
t d(CLKL-Data)
t d(CLKL-NADVH)
Parameter
Data latency = 1
t w(CLK)
D1
t h(CLKH-NWAITV)
STM32F101xF, STM32F101xG
t d(CLKH-NExH)
t d(CLKH-NWEH)
t d(CLKH-AIV)
27.7
T
5
T
T
7
2
1
HCLK
CK
HCLK
t d(CLKL-NBLH)
(1)(2)
BUSTURN = 0
t d(CLKL-Data)
D2
Min
+ 2
+ 2
+ 1
2
4
0
1
6
Max
ai14993e
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit