STM32F101RG STMicroelectronics, STM32F101RG Datasheet - Page 89

no-image

STM32F101RG

Manufacturer Part Number
STM32F101RG
Description
Mainstream Access line, ARM Cortex-M3 MCU with 1 Mbyte Flash, 36 MHz CPU
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F101RG

Conversion Range
0 to 3.6 V
Peripherals Supported
timers, ADC, DAC, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F101RG
Manufacturer:
ST
0
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
135
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
1
Part Number:
STM32F101RGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101RGT6
Manufacturer:
ST
0
Part Number:
STM32F101RGT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F101RGT6
0
Part Number:
STM32F101RGT6TR
0
STM32F101xF, STM32F101xG
SPI interface characteristics
Unless otherwise specified, the parameters given in
performed under ambient temperature, f
summarized in
Refer to
function characteristics (NSS, SCK, MOSI, MISO).
Table 53.
1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
t
t
t
t
dis(SO)
t
w(SCKH)
t
w(SCKL)
a(SO)
1/t
su(NSS)
t
Symbol
t
t
t
h(NSS)
t
t
t
su(MI)
t
v(SO)
v(MO)
h(MO)
su(SI)
h(SO)
t
h(MI)
t
the data.
the data in Hi-Z
h(SI)
r(SCK)
f(SCK)
f
c(SCK)
SCK
(1)(2)
(1)
(1)(3)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
Section 5.3.14: I/O port characteristics
(1)
SPI clock frequency
SPI clock rise and
fall time
NSS setup time
NSS hold time
SCK high and low
time
Data input setup
time
Data input hold time
Data output access
time
Data output disable
time
Data output valid
time
Data output valid
time
Data output hold
time
STM32F10xxx SPI characteristics
Table
Parameter
10.
Doc ID 17143 Rev 2
Master mode
Slave mode
Capacitive load: C = 30 pF
Slave mode
Slave mode
Master mode, f
presc = 4
Master mode - SPI1
Master mode - SPI2
Slave mode
Master mode - SPI1
Master mode - SPI2
Slave mode
Slave mode, f
presc = 4
Slave mode, f
Slave mode
Slave mode (after enable edge)
Master mode (after enable edge)
Slave mode (after enable edge)
Master mode (after enable edge)
PCLKx
Conditions
PCLK
PCLK
PCLK
frequency and V
for more details on the input/output alternate
= 20 MHz
= 36 MHz,
= 36 MHz,
Table 53Table 54
DD
Electrical characteristics
supply voltage conditions
4t
Min
PCLK
73
25
50
10
3
5
4
4
6
5
0
6
are derived from tests
4t
Max
10
10
60
55
25
PCLK
8
6
89/108
MHz
Unit
ns

Related parts for STM32F101RG