STM32F100RB STMicroelectronics, STM32F100RB Datasheet - Page 73

no-image

STM32F100RB

Manufacturer Part Number
STM32F100RB
Description
Mainstream Value line, ARM Cortex-M3 MCU with 128 Kbytes Flash, 24 MHz CPU, motor control and CEC functions
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F100RB

Peripherals Supported
timers, ADC, SPIs, I2Cs, USARTs and DACs
Conversion Range
0 to 3.6 V
16-bit, 6-channel Advanced-control Timer
up to 6 channels for PWM output, dead time generation and emergency stop
Systick Timer
24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F100RB
Manufacturer:
ST
0
Part Number:
STM32F100RBH6
Manufacturer:
ST
0
Part Number:
STM32F100RBH6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100RBH6B
Manufacturer:
ST
0
Part Number:
STM32F100RBH6BTR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100RBT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F100RBT6B
Manufacturer:
STMicroelectronics
Quantity:
1 500
Part Number:
STM32F100RBT6B
Manufacturer:
ST
Quantity:
310
Part Number:
STM32F100RBT6B
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F100RBT6B
Manufacturer:
ST
Quantity:
8 722
Part Number:
STM32F100RBT6B
0
Part Number:
STM32F100RBT6BTR
Manufacturer:
ST
Quantity:
20 000
STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB
Table 46.
1. Guaranteed by characterization, not tested in production.
2. Guaranteed by design, not tested in production.
3. Guaranteed by characterization, not tested in production.
Figure 36. 12-bit buffered /non-buffered DAC
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
Offset
Gain
error
t
3)
Update
rate
t
PSRR+
SETTLING
WAKEUP
Symbol
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.
(3)
(3)
(3)
(1)
(3)
(
Offset error
(difference between measured value
at Code (0x800) and the ideal value =
V
Gain error
Settling time (full scale: for a 10-bit
input code transition between the
lowest and the highest input codes
when DAC_OUT reaches final value
±1LSB
Max frequency for a correct
DAC_OUT change when small
variation in the input code (from code i
to i+1LSB)
Wakeup time from off state (Setting
the ENx bit in the DAC Control
register)
Power supply rejection ratio (to V
(static DC measurement
DAC characteristics (continued)
REF+
/2)
Parameter
Buffered/Non-buffered DAC
12-bit
digital to
analog
converter
DDA
Doc ID 16455 Rev 6
)
Buffer(1)
Min
3
6.5
–67
Typ
DACx_OUT
±10
±3
±12
±0.5
4
1
10
–40
Max
(1)
mV
LSB
LSB
%
µs
MS/s C
µs
dB
Unit
C
R
LOAD
LOAD
Given for the DAC in 12-bit
configuration
Given for the DAC in 10-bit at
V
Given for the DAC in 12-bit at
V
Given for the DAC in 12bit
configuration
C
C
input code between lowest and
highest possible ones.
No R
REF+
REF+
LOAD
LOAD
LOAD
Electrical characteristics
LOAD
= 3.6 V
= 3.6 V
≤ 50 pF, R
≤ 50 pF, R
≤ 50 pF, R
ai17157
, C
Comments
LOAD
LOAD
LOAD
LOAD
= 50 pF
≥ 5 kΩ
≥ 5 kΩ
≥ 5 kΩ
73/87

Related parts for STM32F100RB