STM32F417IE STMicroelectronics, STM32F417IE Datasheet - Page 24

no-image

STM32F417IE

Manufacturer Part Number
STM32F417IE
Description
High-performance and DSP with FPU, ARM Cortex-M4 MCU with 512 Kbytes Flash, 168 MHz CPU, Art Accelerator, Ethernet, HW crypto
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F417IE

Core
ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
3×12-bit, 2.4 Msps A/d Converters
up to 24 channels and 7.2 MSPS in triple interleaved mode
General-purpose Dma
16-stream DMA controller with FIFOs and burst support
Up To 17 Timers
up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
10/100 Ethernet Mac With Dedicated Dma
supports IEEE 1588v2 hardware, MII/RMII
Cryptographic Acceleration
hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1), and HMAC
Rtc
subsecond accuracy, hardware calendar

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F417IEH6
Manufacturer:
ST
0
Part Number:
STM32F417IEH6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F417IEH6
0
Part Number:
STM32F417IEH7
Manufacturer:
ST
0
Description
24/168
V
operates in the 0 to 70 °C temperature range and PDR is disabled.
Figure 7.
DD
minimum value is 1.8 V. V
There are three low-power modes:
Regulator ON/internal reset OFF
The regulator ON with internal reset OFF mode is not available on LQFP64 and
LQFP100 packages.
On LQFP144, and LQFP176 packages, the internal reset is controlled by applying an
inverted reset signal to PDR_ON pin.
On UFBGA176 package, the internal regulator must be activated by connecting
BYPASS_REG to V
On LQFP176 packages, the internal reset must be activated by applying an inverted
reset signal to PDR_ON pin.
The NRST pin should be controlled by an external reset controller to keep the device
under reset when V
MR is used in the nominal regulation mode (Run)
LPR is used in the Stop modes
Power-down is used in Standby mode: the regulator output is in high impedance:
the kernel circuitry is powered down, inducing zero consumption (but the contents
of the registers and SRAM are lost).
Regulator ON/internal reset OFF
SS
DD
.
is below 1.8 V (see
Doc ID 022063 Rev 2
DD
/V
DDA
minimum value of 1.7 V is obtained when the device
Figure
7).
STM32F415xx, STM32F417xx

Related parts for STM32F417IE