STM8S103F3 STMicroelectronics, STM8S103F3 Datasheet - Page 13

no-image

STM8S103F3

Manufacturer Part Number
STM8S103F3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103F3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103F3
Manufacturer:
ST
0
Part Number:
STM8S103F3M3
Manufacturer:
ST
0
Part Number:
STM8S103F3M6
Manufacturer:
FSC
Quantity:
4 500
Part Number:
STM8S103F3M6
Manufacturer:
ST
0
Part Number:
STM8S103F3M6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103F3M6TR
Manufacturer:
SONY
Quantity:
12 500
Part Number:
STM8S103F3M6TR
Manufacturer:
ST
0
Part Number:
STM8S103F3M6TR
0
Part Number:
STM8S103F3P
Manufacturer:
ST
0
Part Number:
STM8S103F3P3
Manufacturer:
ON
Quantity:
3 206
Part Number:
STM8S103F3P3
Manufacturer:
STM
Quantity:
150
Part Number:
STM8S103F3P3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103F3P3
0
Part Number:
STM8S103F3P3TR
Manufacturer:
STMicroelectronics
Quantity:
2 000
Part Number:
STM8S103F3P3TR
Manufacturer:
STM
Quantity:
10 262
Part Number:
STM8S103F3P3TR
0
Part Number:
STM8S103F3P6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103F3P6
0
STM8S103K3 STM8S103F3 STM8S103F2
4.5
The UBC area remains write-protected during in-application programming. This means that
the MASS keys do not unlock the UBC area. It protects the memory used to store the boot
program, specific code libraries, reset and interrupt vectors, the reset routine and usually the
IAP and communication routines.
Read-out protection (ROP)
The read-out protection blocks reading and writing the Flash program memory and data
EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated,
any attempt to toggle its status triggers a global erase of the program and data memory. Even
if no protection can be considered as totally unbreakable, the feature provides a very high
level of protection for a general purpose microcontroller.
Clock controller
The clock controller distributes the system clock (f
to the core and the peripherals. It also manages clock gating for low power modes and ensures
clock robustness.
Features
Clock prescaler: To get the best compromise between speed and current consumption
the clock frequency to the CPU and peripherals can be adjusted by a programmable
prescaler.
Safe clock switching: Clock sources can be changed safely on the fly in run mode
through a configuration register. The clock signal is not switched until the new clock source
is ready. The design guarantees glitch-free switching.
Clock management: To reduce power consumption, the clock controller can stop the
clock to the core, individual peripherals or memory.
Low density
Flash program
memory
(8 Kbytes)
 
Data
EEPROM
memory
Figure 2: Flash memory organization
DocID15441 Rev 7
Remains write protected during IAP
Data memory area ( 640 bytes)
Write access possible for IAP
Program memory area
Option bytes
UBC area
MASTER
) coming from different oscillators
Programmable
area from 64
bytes(1 page)
up to 8 Kbytes
(in 1 page steps)
Product overview
13/113

Related parts for STM8S103F3