STM8S207RB STMicroelectronics, STM8S207RB Datasheet - Page 13

no-image

STM8S207RB

Manufacturer Part Number
STM8S207RB
Description
Performance line, 24 MHz STM8S 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S207RB

Max Fcpu
up to 24 MHz, 0 wait states @ fCPU≤ 16 MHz
Program
up to 128 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
up to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S207RB
Manufacturer:
ST
0
Part Number:
STM8S207RBT
Manufacturer:
ST
0
Part Number:
STM8S207RBT3
Manufacturer:
ST
Quantity:
36
Part Number:
STM8S207RBT3
Manufacturer:
ST
0
Part Number:
STM8S207RBT6
Manufacturer:
DENON
Quantity:
201
Part Number:
STM8S207RBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S207RBT6
Manufacturer:
ST
Quantity:
4 800
Part Number:
STM8S207RBT6
Manufacturer:
ST
Quantity:
200
Part Number:
STM8S207RBT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S207RBT6
0
Part Number:
STM8S207RBT6C
Manufacturer:
PANASONIC
Quantity:
2 145
STM8S207xx, STM8S208xx
4
4.1
Product overview
The following section intends to give an overview of the basic features of the STM8S20xxx
performance line functional modules and peripherals.
For more detailed information please refer to the corresponding family reference manual
(RM0016).
Central processing unit STM8
The 8-bit STM8 core is designed for code efficiency and performance.
It contains 6 internal registers which are directly addressable in each execution context, 20
addressing modes including indexed indirect and relative addressing and 80 instructions.
Architecture and registers
Addressing
Instruction set
Harvard architecture
3-stage pipeline
32-bit wide program memory bus - single cycle fetching for most instructions
X and Y 16-bit index registers - enabling indexed addressing modes with or without
offset and read-modify-write type data manipulations
8-bit accumulator
24-bit program counter - 16-Mbyte linear memory space
16-bit stack pointer - access to a 64 K-level stack
8-bit condition code register - 7 condition flags for the result of the last instruction
20 addressing modes
Indexed indirect addressing mode for look-up tables located anywhere in the address
space
Stack pointer relative addressing mode for local variables and parameter passing
80 instructions with 2-byte average instruction size
Standard data movement and logic/arithmetic functions
8-bit by 8-bit multiplication
16-bit by 8-bit and 16-bit by 16-bit division
Bit manipulation
Data transfer between stack and accumulator (push/pop) with direct stack access
Data transfer using the X and Y registers or direct memory-to-memory transfers
Doc ID 14733 Rev 12
Product overview
13/103

Related parts for STM8S207RB