DS2431 Maxim, DS2431 Datasheet - Page 12

no-image

DS2431

Manufacturer Part Number
DS2431
Description
The DS2431 is a 1024-bit, 1-Wire® EEPROM chip organized as four memory pages of 256 bits each
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2431
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2431+
Manufacturer:
LT
Quantity:
12 200
Part Number:
DS2431+
Manufacturer:
Maxim
Quantity:
35 020
Part Number:
DS2431+
Manufacturer:
MAXIM
Quantity:
10 000
Part Number:
DS2431+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2431+
0
Company:
Part Number:
DS2431+
Quantity:
40 000
Part Number:
DS2431+T&R
Manufacturer:
MAXIM
Quantity:
6 000
Part Number:
DS2431+T&R
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2431A
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2431G+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS2431G+T
Quantity:
37
Part Number:
DS2431G+U
Manufacturer:
MAXIM
Quantity:
2 000
Part Number:
DS2431GA+
0
Part Number:
DS2431GB+T
Manufacturer:
MAXIM
Quantity:
3 000
Part Number:
DS2431P+
Manufacturer:
MAXIM
Quantity:
7 692
Part Number:
DS2431P+
Manufacturer:
ST
0
1024-Bit, 1-Wire EEPROM
The Read Scratchpad command allows verifying the
target address and the integrity of the scratchpad data.
After issuing the command code, the master begins
reading. The first two bytes are the target address. The
next byte is the ending offset/data status byte (E/S) fol-
lowed by the scratchpad data, which may be different
from what the master originally sent. This is of particular
importance if the target address is within the register
page or a page in either write-protection mode or
EPROM mode. See the Write Scratchpad [0Fh] section
for details. The master should read through the scratch-
pad (E[2:0] - T[2:0] + 1 bytes), after which it receives
the inverted CRC based on data as it was sent by the
DS2431. If the master continues reading after the CRC,
all data is logic 1.
The Copy Scratchpad command is used to copy data
from the scratchpad to writable memory sections. After
issuing the Copy Scratchpad command, the master
must provide a 3-byte authorization pattern, which
should have been obtained by an immediately preced-
ing Read Scratchpad command. This 3-byte pattern
must exactly match the data contained in the three
address registers (TA1, TA2, E/S, in that order). If the
pattern matches, the target address is valid, the PF flag
is not set, and the target memory is not copy protected,
then the AA flag is set and the copy begins. All 8 bytes
of scratchpad contents are copied to the target memo-
ry location. The duration of the device’s internal data
transfer is t
bus must not fall below 2.8V. A pattern of alternating 0s
and 1s are transmitted after the data has been copied
until the master issues a reset pulse. If the PF flag is set
or the target memory is copy protected, the copy does
not begin and the AA flag is not set.
The Read Memory command is the general function to
read data from the DS2431. After issuing the com-
mand, the master must provide the 2-byte target
address. After these 2 bytes, the master reads data
beginning from the target address and can continue
until address 008Fh. If the master continues reading,
the result is logic 1s. The device’s internal TA1, TA2,
E/S, and scratchpad contents are not affected by a
Read Memory command.
12
______________________________________________________________________________________
PROG
during which the voltage on the 1-Wire
Read Scratchpad [AAh]
Copy Scratchpad [55h]
Read Memory [F0h]
The 1-Wire bus is a system that has a single bus mas-
ter and one or more slaves. In all instances the DS2431
is a slave device. The bus master is typically a micro-
controller. The discussion of this bus system is broken
down into three topics: hardware configuration, trans-
action sequence, and 1-Wire signaling (signal types
and timing). The 1-Wire protocol defines bus transac-
tions in terms of the bus state during specific time slots,
which are initiated on the falling edge of sync pulses
from the bus master.
The 1-Wire bus has only a single line by definition; it is
important that each device on the bus be able to drive
it at the appropriate time. To facilitate this, each device
attached to the 1-Wire bus must have open-drain or
three-state outputs. The 1-Wire port of the DS2431 is
open drain with an internal circuit equivalent to that
shown in Figure 8.
A multidrop bus consists of a 1-Wire bus with multiple
slaves attached. The DS2431 supports both a standard
and overdrive communication speed of 15.4kbps (max)
and 125kbps (max), respectively. Note that legacy
1-Wire products support a standard communication
speed of 16.3kbps and overdrive of 142kbps. The
slightly reduced rates for the DS2431 are a result of
additional recovery times, which in turn were driven by
a 1-Wire physical interface enhancement to improve
noise immunity. The value of the pullup resistor primari-
ly depends on the network size and load conditions.
The DS2431 requires a pullup resistor of 2.2kΩ (max) at
any speed.
The idle state for the 1-Wire bus is high. If for any rea-
son a transaction needs to be suspended, the bus
must be left in the idle state if the transaction is to
resume. If this does not occur and the bus is left low for
more than 16µs (overdrive speed) or more than 120µs
(standard speed), one or more devices on the bus
could be reset.
The protocol for accessing the DS2431 through the
1-Wire port is as follows:
• Initialization
• ROM Function Command
• Memory Function Command
• Transaction/Data
Hardware Configuration
Transaction Sequence
1-Wire Bus System

Related parts for DS2431