DS2433 Maxim, DS2433 Datasheet - Page 3

no-image

DS2433

Manufacturer Part Number
DS2433
Description
The DS2433 4Kb 1-Wire® EEPROM identifies and stores relevant information about the product to which it is associated
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2433
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2433D+&TR
Manufacturer:
XILINX
Quantity:
200
Company:
Part Number:
DS2433S
Quantity:
12
Part Number:
DS2433S+
Manufacturer:
Maxim
Quantity:
14 356
Part Number:
DS2433S+T
Manufacturer:
MAXIM
Quantity:
6 919
Part Number:
DS2433S+T&R
Manufacturer:
MAXIM
Quantity:
1 248
Part Number:
DS2433S+TR
Manufacturer:
MAXIM
Quantity:
8 000
Part Number:
DS2433S+TR
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2433S-500-00+T&R
Manufacturer:
MAXIM
Quantity:
700
Part Number:
DS2433X-S
Manufacturer:
HITACHI
Quantity:
210
DS2433
Figure 1. DS2433 BLOCK DIAGRAM
64-BIT LASERED ROM
Each DS2433 contains a unique ROM code that is 64 bits long. The first eight bits are a 1-Wire family
code. The next 48 bits are a unique serial number. The last eight bits are a CRC of the first 56 bits. (See
Figure 3.) The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and
8
5
4
XOR gates as shown in Figure 4. The polynomial is X
+ X
+ X
+ 1. Additional information about the
Dallas 1-Wire Cyclic Redundancy Check is available in Application Note 27.
The shift register bits are initialized to zero. Then starting with the least significant bit of the family code,
one bit at a time is shifted in. After the 8th bit of the family code has been entered, then the serial number
is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRC
value. Shifting in the eight bits of CRC should return the shift register to all zeros.
MEMORY
The memory map in Figure 5 shows a 32-byte page called the scratchpad and additional 32-byte pages
called memory. The DS2433 contains pages 0 through 15 that make up the 4096-bit EEPROM. The
scratch-pad is an additional page that acts as a buffer when writing to memory.
ADDRESS REGISTERS AND TRANSFER STATUS
Because of the serial data transfer, the DS2433 employs three address registers, called TA1, TA2 and E/S
(Figure 6). Registers TA1 and TA2 must be loaded with the target address to which the data will be
written or from which data will be sent to the master upon a Read command. Register E/S acts like a byte
counter and Transfer Status register. It is used to verify data integrity with write commands. Therefore,
the master only has read access to this register. The lower five bits of the E/S register indicate the address
of the last byte that has been written to the scratchpad. This address is called Ending Offset. Bit 5 of the
E/S register, called PF, is set if the number of data bits sent by the master is not an integer multiple of 8 or
if the data in the scratchpad is not valid due to a loss of power. A valid write to the scratchpad will clear
3 of 23

Related parts for DS2433