DS1243 Maxim, DS1243 Datasheet - Page 13

no-image

DS1243

Manufacturer Part Number
DS1243
Description
The DS1243Y 64K NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 8192 words by 8 bits) with a built-in real time clock
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1243Y
Manufacturer:
ROHM
Quantity:
332
Part Number:
DS1243Y+120
Manufacturer:
MOIEX
Quantity:
2 995
Part Number:
DS1243Y+120
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1243Y-120
Manufacturer:
DALLAS
Quantity:
504
Part Number:
DS1243Y-120
Manufacturer:
ST
0
Part Number:
DS1243Y-120
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1243Y-120+
Manufacturer:
LT
Quantity:
50
Part Number:
DS1243Y-150
Manufacturer:
DALLAS
Quantity:
318
NOTES:
1.
2.
3. t
4. t
5. These parameters are sampled with a 50pF load and are not 100% tested.
6. If the
7. If the
8. If
9. The expected t
10. t
11. t
12. RST (Pin1) has an internal pullup resistor.
13. Real-Time Clock Modules can be successfully processed through conventional wave-soldering
PACKAGE INFORMATION
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages.
Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a
different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE
going low to the earlier of
Cycle 1, the output buffers remain in a high impedance state during this period.
buffers remain in a high impedance state during this period.
the output buffers remain in a high impedance state during this period.
running.
techniques as long as temperature exposure to the lithium energy source contained within does not
exceed +85°C. Post-solder cleaning with water washing techniques is acceptable, provided that
ultrasonic vibration is not used.
OE
WE
WP
DH
WR
DH
WE
, t
and t
is specified as the logical AND of
is a function of the latter occurring edge of
= V
28 EDIP
is high for a read cycle.
DS
CE
CE
is low or the
are measured from the earlier of
IH
DS
high transition occurs prior to or simultaneously with the
low transition occurs simultaneously with or later than the
or V
are a function of the first occurring edge of
DR
IL
. If
is defined as cumulative time in the absence of V
OE
WE
= V
low transition occurs prior to or simultaneously with the
PACKAGE CODE
CE
IH
during write cycle, the output buffers remain in a high impedance state.
MDT28+1
or
WE
going high.
CE
CE
and
or
13 of 14
WE
WE
WE
. t
or
going high.
WP
OUTLINE NO.
CE
WE
is measured from the latter of
.
21-0245
or
CE
.
CC
WE
WE
with the clock oscillator
high transition, the output
low transition in Write
LAND PATTERN NO.
CE
low transition,
CE
or
WE

Related parts for DS1243