DS80C400 Maxim, DS80C400 Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
DS80C400
Manufacturer Part Number
DS80C400
Description
The DS80C400 network microcontroller offers the highest integration available in an 8051 device
Manufacturer
Maxim
Datasheet
1.DS80C400.pdf
(97 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS80C400
Manufacturer:
DALLAS
Quantity:
748
Company:
Part Number:
DS80C400-FNY
Manufacturer:
DALLAS
Quantity:
85
Company:
Part Number:
DS80C400-FNY
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
TDK-Lambda
Quantity:
34
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
Maxim
Quantity:
3 861
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS80C400-FNY+
Manufacturer:
MAXI/DALLAS
Quantity:
20 000
ELECTRICAL CHARACTERISTICS (NONMULTIPLEXED ADDRESS/DATA BUS)
(Note 1)
(V
Note 1: Specifications to -40°C are guaranteed by design and not production tested.
Note 2: All parameters apply to both commercial and industrial temperature operation, unless otherwise noted.
Note 3: t
Note 4: The precalculated 75MHz min/max timing specifications assume an exact 50% duty cycle.
Note 5: All signals characterized with load capacitance of 80pF except Port 0, Port 2, ALE, PSEN, RD, and WR with 100pF. The following
Note 6: References to the XTAL, XTAL1, or CLK signal in timing diagrams is to assist in determining the relative occurrence of events, not for
External Crystal Frequency
External Oscillator Frequency
PSEN Pulse Width
PSEN Low to Valid Instruction In
Input Instruction Hold After PSEN
Input Instruction Float After PSEN
Port 7 Address to Valid Instruction In
Port 2, 4, 6 Address or Port 4 CE to Valid
Instruction In
Clock Multiplier 4X Mode
Clock Mutliplier 2X Mode
Clock Multiplier 4X Mode
Clock Mutliplier 2X Mode
CC3
= 3.0V to 3.6V, V
CLCL
the System Clock Time Periods table.
signals, when configured for memory interface, are also characterized with 100pF loading: Port 4 (CE0-3, A16–A19), Port 5.4–5.7
(PCE0-3), Port 6.0–6.5 (CE4-7, A20, A21), Port 7 (demultiplexed mode A0–A7).
determing absolute signal timing with respect to the external clock.
, t
CLCH
PARAMETER
, t
CHCL
are time periods associated with the internal system clock and are related to the external clock (t
CC1
= 1.8V ±10%, T
SYMBOL
A
1 / t
1 / t
t
t
t
t
t
t
AVIV1
AVIV2
= -40°C to +85°C.)
PLPH
PXIX
PXIZ
PLIV
CLK
CLK
13 of 97
21.7
MIN
0
75MHz
MAX
21.0
27.7
9.7
2t
CLCL
MIN
DC
16
11
16
11
4
0
VARIABLE CLOCK
- 5
3t
Characteristics
CLCL
See MOVX
2t
3t
CLCL
CLCL
18.75
18.75
MAX
+ t
37.5
37.5
40
75
CLCH
- 17
- 19
CLK
) as defined in the
- 19
UNITS
MHz
MHz
ns
ns
ns
ns
ns
ns