DS80C400 Maxim, DS80C400 Datasheet - Page 82
![no-image](/images/no-image-200.jpg)
DS80C400
Manufacturer Part Number
DS80C400
Description
The DS80C400 network microcontroller offers the highest integration available in an 8051 device
Manufacturer
Maxim
Datasheet
1.DS80C400.pdf
(97 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS80C400
Manufacturer:
DALLAS
Quantity:
748
Company:
Part Number:
DS80C400-FNY
Manufacturer:
DALLAS
Quantity:
85
Company:
Part Number:
DS80C400-FNY
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
TDK-Lambda
Quantity:
34
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
Maxim
Quantity:
3 861
Company:
Part Number:
DS80C400-FNY+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS80C400-FNY+
Manufacturer:
MAXI/DALLAS
Quantity:
20 000
Table 21. Arbitration/Masking Feature Summary
Message Buffering/Overwrite
If a message center is configured for reception (T/R = 0) and the previous message has not been read (DTUP = 1),
then the disposition of an incoming message to that message center is controlled by the WTOE bit (located in CAN
arbitration register 3 of each message center). When WTOE = 0, the incoming message is discarded and the
current message untouched.
If the WTOE bit is set, the incoming message is received and written over the existing data bytes in that message
center. The receiver overwrite bit (ROW) also is set in the corresponding message center control register, located
in SFR memory.
Message center 15 is unique in that it incorporates a buffer that can receive up to two messages without loss. If a
message is received by message center 15 while it contains an unread message, the new incoming message is
held in an internal buffer. When the CAN controller reads the message center 15 memory location and then clears
DTUP = INTRQ = EXTRQ = 0, the contents of the internal buffer are automatically loaded into the message center
15 MOVX memory location.
The message center 15 WTOE bit controls what happens if a third message is received when both the message
center 15 MOVX memory location and the buffer contain unread messages. If WTOE = 0, the new message is
discarded, leaving the message center 15 MOVX memory location and the buffer untouched. If WTOE = 1, then
the third message writes over the buffered message but leaves the message center 15 MOVX memory location
untouched.
Standard 11-bit
Arbitration
(CAN 2.0A)
Extended 29-bit
Arbitration
(CAN 2.0B)
Media Byte
Arbitration
Message Center
15, Standard 11-
bit Arbitration
(CAN 2.0A)
Message Center
15, Extended
29-bit Arbitration
(CAN 2.0B)
TEST NAME
Message Center
Arbitration Registers 0–1
(Located in each message
center, MOVX memory)
Message Center
Arbitration Registers 0–3
(Located in each message
center, MOVX memory)
Media Arbitration Registers
0–3 (Located in CAN
control/status/mask
register bank, MOVX
memory)
Message Center 15
Arbitration Registers 0–1
(Located in message
center 15, MOVX memory)
Message Center 15
Arbitration Registers 0–3
(Located in message
center 15, MOVX memory)
ARBITRATION
REGISTERS
Standard Global Mask
Registers 0–1 (Located in
CAN control/status/mask
register bank, MOVX
memory)
Extended Global Mask
Registers 0–3 (Located in
CAN control/status/mask
register bank, MOVX
memory)
Media ID Mask Registers
0–1 (Located in CAN
control/status/mask
register bank, MOVX
memory)
Message Center 15 Mask
Registers 0–1 (Located in
CAN control/status/mask
register bank, MOVX
memory)
Message Center 15 Mask
Registers 0–3 (Located in
CAN control/status/mask
register bank, MOVX
memory)
MASK REGISTERS
82 of 97
EX/ST = 0
MEME = 0: Mask register ignored. ID and
arbitration register must match exactly.
MEME = 1: Only bits corresponding to 1 in
mask register are compared in ID and
arbitration registers.
EX/ST = 1
MEME = 0: Mask register ignored. ID and
arbitration register must match exactly.
MEME = 1: Only bits corresponding to 1 in
mask register are compared in ID and
arbitration registers.
MDME = 0: Media byte arbitration disabled.
MDME = 1: Only bits corresponding to 1 in
Media ID mask register are compared
between data bytes 1 and 2 and Media
arbitration registers.
EX/ST = 0
MEME = 0: Mask register ignored. ID and
arbitration register must match exactly.
MEME = 1: Message center 15 mask
registers are ANDed with Global Mask
register. Only bits corresponding to 1 in
resulting value are compared in ID and
arbitration registers.
EX/ST = 1
MEME = 0: Mask register ignored. ID and
arbitration register must match exactly.
MEME = 1: Message center 15 mask
registers are ANDed with Global Mask
register. Only bits corresponding to 1 in
resulting value are compared in ID and
arbitration registers.
AND CONDITIONS
CONTROL BITS