TMPM382FSFG Toshiba, TMPM382FSFG Datasheet - Page 321

no-image

TMPM382FSFG

Manufacturer Part Number
TMPM382FSFG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMPM382FSFG

Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
64K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
64
Package
QFP(14x14)
Vcc
5V
Cpu Mhz
40
Ssp (ch) Spi
1
I2c/sio (ch)
1
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
N
Cs/wait Controller (ch)
-
Dma Controller
2
10-bit Da Converter
-
10-bit Ad Converter
-
12-bit Ad Converter
10
16-bit Timer / Counter
6
Motor / Igbt Control
Y
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
Y
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
-
Comparators
-
Low-voltage Detector
Y
Etm Hardware Trace
2-bit
11 12/10-Bit Analog-to-Digital Converters
Note 1: Delay time from trigger to start of AD conversion.
Note 1: The AD conversion result store flag (ADRxRF) is not cleared by the comparison function.
Note 2: The comparison function differs from reading the conversion result by software. Therefore, if the
Note 2: Delay time to the 2nd or after conversion in plural conversions with one trigger.
11.4.3 AD Conversion Monitoring Function
generated when a conversion result matches the specified comparison value.
In the monitoring function if the value of AD conversion result register to which the monitoring function is
assigned corresponds to the comparison condition specified by ADCMCR<ADBIG0> the interrupt
(INTADCPA for ADCMPCR0, INTADCPB for ADCMPCR1) is generated. The comparison is executed at
the timing of storing the conversion result into the register.
The ADC has the AD conversion monitoring function. When this function is enabled, an interrupt is
To enable the monitoring function set ADCMPCR0<CMP0EN> or ADCMPCR1<CMP1EN> to “1”.
next conversion is completed without reading the previous result, the overrun flag (OVRs) is set.
Delay time from
trigger
(Note 1)
AD conversion time
Delay time to the
next conversion
(Note 2)
Table 11.2 Table A/D conversion time (SCLK=40MHz)
TMPM380/M382 - 34 / 39 -
TMRB, Software, Constant
Software, Constant
Trigger
TMRB
PMD
PMD
0.225
0.225
0.175
0.175
0.25
MIN
fsys=40MHz
1.85
0.525
0.225
0.425
MAX
0.3
0.5
[μs]
TMPM380/M382

Related parts for TMPM382FSFG