TMP92xy26AXBG Toshiba, TMP92xy26AXBG Datasheet - Page 141

no-image

TMP92xy26AXBG

Manufacturer Part Number
TMP92xy26AXBG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy26AXBG

Package
FPGA228
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
144/288
Architecture
32-bit CISC
Usb/spi Channels
1/1
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
1
Adc 10-bit Channel
6
Da Converter
-
Timer 8-bit Channel
8
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
136
Power Supply Voltage(v)
3.0 to 3.6
TMP92CF26A
(2) Port F7 (SDCLK),
Port F7 is general-purpose output port. In addition to functioning as
general-purpose output port, PF7 can also function as the SDCLK output.
Reset
Function
control
(on bit basis)
PFFC write
S
A
S
PF7(SDCLK)
Output latch
Selector
SDCLK
B
PF write
PF read
Figure 3.7.27 Port F7
2009-06-25
92CF26A-139

Related parts for TMP92xy26AXBG