CHL8102-00CRT International Rectifier, CHL8102-00CRT Datasheet

no-image

CHL8102-00CRT

Manufacturer Part Number
CHL8102-00CRT
Description
Dual Loop, 2+1 multiphase PWM high density DDR VR solutions with VR12 SVID
Manufacturer
International Rectifier
Datasheet

Specifications of CHL8102-00CRT

Controller
CPU
Overclocking
Yes
Auto-psi/dpc
Yes
Vgd
-
Voltage Outputs (#)
2
Phases (#)
3
Typical Configuration
2 + 1 Multiphase
I2c
Yes
Smbus
-
Pmbus
-
Package
QFN 5 x 5
FEATURES
APPLICATIONS
 Dual output 2/3/4+1-phase PWM Controller
 Easiest layout and fewest pins in the industry
 Footprint compatible with CHL8325A/B (CHL8103/4)
 Fully supports Intel® VR12 (CHL8103/04/13) and
 I2C interface for configuration & telemetry
 Pin programmable I2C address (CHL8103/04/13)
 Overclocking support with I2C voltage override and
 Flexible I2C bus security features
 I2C security enable pin (CHL8103/04/13)
 Independent loop switching frequencies from
 IR Efficiency Shaping with Dynamic Phase Control
 1-phase & Active Diode Emulation modes for light
 IR Adaptive Transient Algorithm (ATA) on both loops
 Per-Loop Fault Protection: OVP, UVP, OCP
 Thermal Protection (OTP) and VRHOT# flag
 Multiple time programmable (MTP) memory for
 Compatible with IR ATL and 3.3V tri-state Drivers
 3.3V +10%/-15% supply voltage; 0ºC to 85ºC
 Pb-Free, RoHS, QFN packages
 Intel® VR12 & AMD® SVI based systems
 High Performance Desktops CPU VRs
 Value Servers CPU & DDR Memory VRs
(CHL8102/03/04) and single output 3-phase PWM
Controller (CHL8113)
AMD® SVI with dual OCP & programmable
addressing (CHL8103/04)
Vmax setting
200kHz to 1.2MHz per phase
(DPC)
load efficiency
minimizes output bulk capacitors and system cost
(CHL8103/04/13)
custom configuration
operation
1
March 1, 2012 | FINAL | V1.06
Digital Multi-Phase Buck Controller
DESCRIPTION
The CHL8102/03/04 are dual-loop, digital multi-phase
buck controllers designed for CPU voltage regulation.
The CHL8113 is a single-loop, digital multiphase buck
controller ideal for Server DDR memory voltage regulation.
They are fully compliant with the Intel® VR12 and AMD®
SVI (CHL8103/04) specifications.
The CHL8102/03/04/13 includes IR Efficiency Shaping
Technology to deliver exceptional efficiency at minimum
cost across the entire load range. IR Dynamic Phase Control
adds/drops active phases based upon load current and can
be configured to enter 1-phase operation and diode
emulation mode automatically or by command.
IR’s unique Adaptive Transient Algorithm (ATA), based on
proprietary non-linear digital PWM algorithms, minimizes
output bulk capacitors and Multiple Time Programmable
(MTP) storage saves pins and enables a small package size.
Device configuration and fault parameters are easily
defined using the IR Digital Power Design Center (DPDC)
GUI and stored in on-chip MTP.
The CHL8102/03/04/13 provides extensive OVP, UVP, OCP
and OTP fault protection and the CHL8103/04/13 includes
thermistor based temperature sensing with VRHOT signal.
The CHL8102/03/04/13 includes numerous features like
register diagnostics for fast design cycles and platform
differentiation, truly simplifying VRD design and enabling
fastest time-to-market (TTM) with “set-and-forget”
methodology.
PIN DIAGRAM
VR_READY_L2
VR_READY
Figure 1: CHL8103/04 Package Top View
/ PWROK
PWRGD
RCSM
VPGM
RCSP
VSEN
VRTN
RRES
TSEN
V18A
1
/
2
1
2
10
1
2
3
4
5
6
7
8
9
40
11
1
2
AMD mode
Intel mode
39
12
38
13
40 Pin 6x6 QFN
CHL8103/4
37
14
Top View
CHL8102/03/04/13
36
15
35
16
34
17
41 GND
33
18
32
19
31
20
30
29
28
27
26
25
24
23
22
21
RCSP_L2
RCSM_L2
VCC
VSEN_L2
VRTN_L2
PWM_L2
PWM4 (CHL8104 /
NC (CHL8103)
PWM3
PWM2
PWM1

Related parts for CHL8102-00CRT

CHL8102-00CRT Summary of contents

Page 1

... Device configuration and fault parameters are easily defined using the IR Digital Power Design Center (DPDC) GUI and stored in on-chip MTP. The CHL8102/03/04/13 provides extensive OVP, UVP, OCP and OTP fault protection and the CHL8103/04/13 includes thermistor based temperature sensing with VRHOT signal. ...

Page 2

... PWRGD 2 AMD mode 1 VR_READY_L2 PWROK 11 2 March 1, 2012 | FINAL | V1. CHL8103/4 40 Pin 6x6 QFN Top View Intel mode 41 GND CHL8102/03/04/ RCSP_L2 29 RCSM_L2 28 VCC 27 VSEN_L2 26 VRTN_L2 25 PWM_L2 PWM4 (CHL8104 / 24 NC (CHL8103) 23 PWM3 22 PWM2 PWM1 ...

Related keywords