74VHC541SJ Fairchild Semiconductor, 74VHC541SJ Datasheet

IC BUFF/DVR TRI-ST 8BIT 20SOP

74VHC541SJ

Manufacturer Part Number
74VHC541SJ
Description
IC BUFF/DVR TRI-ST 8BIT 20SOP
Manufacturer
Fairchild Semiconductor
Series
74VHCr
Datasheet

Specifications of 74VHC541SJ

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
1
Number Of Bits Per Element
8
Current - Output High, Low
8mA, 8mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Logic Family
74VHC
Number Of Channels Per Chip
Octal
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
85 C
Mounting Style
SMD/SMT
High Level Output Current
- 8 mA
Input Bias Current (max)
4 uA
Low Level Output Current
8 mA
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
8
Output Type
3-State
Propagation Delay Time
10.5 ns @ 3.3 V or 7 ns @ 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74VHC541SJ
Manufacturer:
F/C
Quantity:
4 871
Part Number:
74VHC541SJ
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 2005 Fairchild Semiconductor Corporation
74VHC541M
74VHC541SJ
74VHC541MTC
74VHC541N
74VHC541
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The VHC541 is an advanced high-speed CMOS device
fabricated with silicon gate CMOS technology. It achieves
the high-speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power dissi-
pation.
The VHC541 is an octal buffer/line driver designed to be
employed as memory and address drivers, clock drivers
and bus oriented transmitter/receivers.
This device is similar in function to the VHC244 while pro-
viding flow-through architecture (inputs on opposite side
from outputs). This pinout arrangement makes this device
especially useful as an output port for microprocessors,
allowing ease of layout and greater PC board density.
Ordering Code:
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Connection Diagram
Pin Descriptions
Order Number
Pin Names
OE
I
O
0
0
- I
1
- O
, OE
7
7
2
Package Number
MTC20
M20B
M20D
N20A
Descriptions
3-STATE Output Enable Inputs
Inputs
3-STATE Outputs
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DS011639
An input protection circuit insures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery backup. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
Features
Logic Symbol
Truth Table
H
L
High Speed: t
Low power dissipation: I
High noise immunity: V
Power down protection is provided on all inputs
Low noise: V
Pin and function compatible with 74HC541
LOW Voltage Level
HIGH Voltage Level
Package Description
OE
H
X
L
L
1
OLP
PD
3.5 ns (typ) at V
Inputs
0.9V (typ)
Z
X
OE
X
H
L
L
IEEE/IEC
High Impedance
Immaterial
NIH
2
CC
August 1993
Revised May 2005
V
4 A (max) at T
NIL
H
X
X
L
I
CC
28% V
www.fairchildsemi.com
5V
Outputs
CC
H
Z
Z
L
A
(min)
25 C

Related parts for 74VHC541SJ

74VHC541SJ Summary of contents

Page 1

... Order Number Package Number 74VHC541M M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74VHC541SJ M20D Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74VHC541MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ...

Page 2

Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( OUT Input Diode Current ( Output Diode Current ( Output Current (I ) ...

Page 3

AC Electrical Characteristics V CC Symbol Parameter ( Propagation Delay 3.3 PLH t Time PHL r 5 3-STATE Output 3.3 PZL t Enable Time PZH r 5 3-STATE 3.3 PLZ r t Output 5.0 ...

Page 4

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide www.fairchildsemi.com Package Number M20B 4 ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC20 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords