CD4024BMS Intersil Corporation, CD4024BMS Datasheet
CD4024BMS
Related parts for CD4024BMS
CD4024BMS Summary of contents
Page 1
... RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered. The CD4020BMS, CD4024BMS and the CD4040BMS is supplied in these 14 lead outline packages: CD4020B CD4024B ...
Page 2
... Specifications CD4020BMS, CD4024BMS, CD4040BMS Absolute Maximum Ratings DC Supply Voltage Range, (VDD -0.5V to +20V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V DC Input Current, Any One Input Operating Temperature Range . . . . . . . . . . . . . . . . -55 Package Types Storage Temperature Range (TSTG -65 Lead Temperature (During Soldering +265 At Distance 1/16 1/32 Inch (1 ...
Page 3
... Specifications CD4020BMS, CD4024BMS, CD4040BMS TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS (NOTE 1, 2) Propagation Delay TPHL1 VDD = 5V, VIN = VDD or GND TPLH1 Propagation Delay TPHL2 VDD = 5V, VIN = VDD or GND TPLH2 Propagation Delay TPLH3 VDD = 5V, VIN = VDD or GND ...
Page 4
... Specifications CD4020BMS, CD4024BMS, CD4040BMS TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL Input Voltage Low VIL VDD = 10V, VOH > 9V, VOL < 1V Input Voltage High VIH VDD = 10V, VOH > 9V, VOL < 1V Propagation Delay TPHL1 VDD = 10V Input To Q1 TPLH1 VDD = 15V ...
Page 5
... Specifications CD4020BMS, CD4024BMS, CD4040BMS TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL NOTES: 1. All voltages referenced to device GND 50pF 200K, Input TR, TF < 20ns. TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25 PARAMETER Supply Current - MSI-2 Output Current (Sink) Output Current (Source) ...
Page 6
... Specifications CD4020BMS, CD4024BMS, CD4040BMS TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND Static Burn- Note 1 Dynamic Burn Note 1 Irradiation Note 2 PART NUMBER CD4040BMS Static Burn- Note 1 Static Burn- ...
Page 7
... FIGURE 1. LOGIC DIAGRAM FOR CD4020BMS Ø1 Q1 Ø2 Q2 FF1 FF2 Ø1 Q1 Ø FIGURE 2. LOGIC DIAGRAM FOR CD4024BMS Ø1 Q1 Ø2 Q2 FF1 FF2 Ø1 Q1 Ø FIGURE 3. LOGIC DIAGRAM FOR CD4040BMS 7-365 Ø3 Q13 Ø14 Q14 FF14 Ø ...
Page 8
... CD4020BMS, CD4024BMS, CD4040BMS Typical Performance Characteristics AMBIENT TEMPERATURE ( + GATE-TO-SOURCE VOLTAGE (VGS) = 15V 10V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE 4. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) -15 -10 o AMBIENT TEMPERATURE ( + GATE-TO-SOURCE VOLTAGE (VGS) = -5V ...
Page 9
... FIGURE 11. DETAIL OF TYPICAL FLIP-FLOP STAGES Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10 DIMENSIONS AND PAD LAYOUT FOR CD4024BMSH Å 14k Å , Silane 7-367 ...
Page 10
... CD4020BMS, CD4024BMS, CD4040BMS All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...