ST16C654D Exar Corporation, ST16C654D Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
ST16C654D
Manufacturer Part Number
ST16C654D
Description
St16c654d -quad Uart With 64-byte Fifo And Infrared Irda Encoder/decoder
Manufacturer
Exar Corporation
Datasheet
1.ST16C654D.pdf
(51 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST16C654DCQ
Manufacturer:
ST
Quantity:
1 831
Company:
Part Number:
ST16C654DCQ64-F
Manufacturer:
Exar
Quantity:
129
Company:
Part Number:
ST16C654DCQ64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654DCQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654DIQ
Manufacturer:
XR
Quantity:
20 000
Part Number:
ST16C654DIQ-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654DIQ64
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
ST16C654DIQ64-F
Manufacturer:
Exar
Quantity:
54
Company:
Part Number:
ST16C654DIQ64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654DIQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
xr
REV. 5.0.2
When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the ST16C654 in the FIFO
polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can
be used in the polled mode by selecting respective transmit or receive control bit(s).
A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
B. LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
D. LSR BIT-5 indicates THR is empty.
E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.
IER[0]: RHR Interrupt Enable
The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when
the receive FIFO has reached the programmed trigger level in the FIFO mode.
Logic 0 = Disable the receive data ready interrupt (default).
Logic 1 = Enable the receiver data ready interrupt.
IER[1]: THR Interrupt Enable
This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty in the non-
FIFO mode or when data in the FIFO falls below the programmed trigger level in the FIFO mode. If the THR is
empty when this bit is enabled, an interrupt will be generated.
Logic 0 = Disable Transmit Ready interrupt (default).
Logic 1 = Enable Transmit Ready interrupt.
IER[2]: Receive Line Status Interrupt Enable
If any of the LSR register bits 1, 2, 3 or 4 is a logic 1, it will generate an interrupt to inform the host controller
about the error status of the current data byte in FIFO. LSR bit-1 generates an interrupt immediately when an
overrun occurs. LSR bits 2-4 generate an interrupt when the character in the RHR has an error.
•
•
IER[3]: Modem Status Interrupt Enable
•
•
IER[4]: Sleep Mode Enable (requires EFR[4] = 1)
•
•
IER[5]: Xoff Interrupt Enable (requires EFR[4]=1)
•
•
IER[6]: RTS# Output Interrupt Enable (requires EFR[4]=1)
•
•
4.3.2
Logic 0 = Disable the receiver line status interrupt (default).
Logic 1 = Enable the receiver line status interrupt.
Logic 0 = Disable the modem status register interrupt (default).
Logic 1 = Enable the modem status register interrupt.
Logic 0 = Disable Sleep Mode (default).
Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.
Logic 0 = Disable the software flow control, receive Xoff interrupt. (default)
Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for
details.
Logic 0 = Disable the RTS# interrupt (default).
Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition
from low to high (if enabled by EFR bit-6).
IER versus Receive/Transmit FIFO Polled Mode Operation
25
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
ST16C654/654D