LSM320HAY30 STMicroelectronics, LSM320HAY30 Datasheet
LSM320HAY30
Available stocks
Related parts for LSM320HAY30
LSM320HAY30 Summary of contents
Page 1
... Hz along pitch and yaw axes. The LSM320HAY30 is capable of measuring linear accelerations with output data rates from 0 kHz. The embedded self-test capability allows the user to check the functioning of each sensor in the final application ...
Page 2
... Linear acceleration sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.2 Angular rate sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.3 Soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6 Digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.1 I2C serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.1.1 6.2 SPI bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.2.1 6.2.2 6.2.3 7 Register mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 Register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2/42 Linear acceleration sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Angular rate sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 I2C operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 SPI read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 SPI write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 SPI read in 3-wires mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Doc ID 16917 Rev 1 LSM320HAY30 ...
Page 3
... LSM320HAY30 8.1 WHO_AM_I (0Fh 8.2 LA_CTRL_REG1 (20h 8.3 LA_CTRL_REG2 (21h 8.4 LA_CTRL_REG3 (22h 8.5 LA_CTRL_REG4 (23h 8.6 LA_CTRL_REG5 (24h 8.7 LA_HP_FILTER_RESET (25h 8.8 REFERENCE (26h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ) 32 8.9 LA_STATUS_REG (27h 8.10 LA_OUT_X_L (28h), LA_OUT_X_H (29h 8.11 LA_OUT_Y_L (2Ah), LA_OUT_Y_H (2Bh 8.12 LA_OUT_Z_L (2Ch), LA_OUT_Z_H (2Dh 8.13 LA_INT1_CFG (30h 8.14 LA_INT1_SRC (31h 8.15 LA_INT1_THS (32h 8.16 LA_INT1_DURATION (33h 8.17 LA_INT2_CFG (34h ...
Page 4
... LA_INT1_CFG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Table 38. Interrupt 1 source configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 39. LA_INT1_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 40. LA_INT1_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 41. LA_INT1_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 42. LA_INT1_THS description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 43. LA_INT1_DURATION register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 44. LA_INT2_DURATION description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 45. LA_INT2_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 46. LA_INT2_CFG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 47. Interrupt mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 48. LA_INT2_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 4/42 Doc ID 16917 Rev 1 LSM320HAY30 ...
Page 5
... LSM320HAY30 Table 49. LA_INT2_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 50. LA_INT2_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 51. LA_INT2_THS description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 52. LA_INT2_DURATION register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 53. LA_INT2_DURATION description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 54. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 55. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Doc ID 16917 Rev 1 List of tables 5/42 ...
Page 6
... List of figures List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 2. Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 3. LSM320HAY30 electrical connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 4. Angular rate output response vs. rotation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 5. Read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 6. SPI read protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 7. Multiple byte SPI read protocol (2 byte example Figure 8. SPI write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 9 ...
Page 7
... LSM320HAY30 1 Block diagram and pin description Figure 1. Block diagram Block diagram and pin description Doc ID 16917 Rev 1 7/42 ...
Page 8
... V supply GND 0 V supply RES 0 V supply GND 0 V supply GND 0 V supply PLL filter connection pin 16 PLL filter connection pin 15 Not amplified Out X Doc ID 16917 Rev 1 LSM320HAY30 Function 2 C mode; 0: SPI enabled less significant bit of the device Table 5 ) Table 5 ) ...
Page 9
... LSM320HAY30 Table 1. Pin description (continued) Pin# Name 19 4xIN X 20 4xOUT OUTZ 23 4xIN Z 24 OUT Input of 4x amplifier X rate signal output voltage (amplified) Vref Reference voltage Z rate signal output voltage (amplified) Input of 4x amplifier Not amplified Out Z VDD ...
Page 10
... Max delta from 25°C Max delta from 25°C FS bit set to 00 Best fit straight line (7) (8) FS bit set axis FS bit set axis FS bit set axis Doc ID 16917 Rev 1 LSM320HAY30 (a) (2) Min. Typ. Max. ±2.0 ±4.0 ±8.0 ±300 ±1200 ...
Page 11
... LSM320HAY30 Table 2. Mechanical characteristics (continued) (1) Symbol Parameter Angular rate self-test output AR_ST change Top Operating temperature range 1. Linear acceleration (LA), Angular Rate (AR) parameter labeling 2. Typical specifications are not guaranteed 3. Verified by wafer level test and measurement of initial offset and sensitivity 4. Sensitivity and zero-rate offset are not ratiometric to supply voltage 5 ...
Page 12
... DR bit set bit set bit set bit set bit set to 010 PM bit set to 011 PM bit set to 100 PM bit set to 101 PM bit set to 110 (3) ODR = 100 Hz (4) Doc ID 16917 Rev 1 LSM320HAY30 (1) Min. Typ. Max. 0 0.2*Vdd 0.8*Vdd Vdd 0 0.2*Vdd 0.8*Vdd Vdd ...
Page 13
... LSM320HAY30 3 Absolute maximum ratings Stresses above those listed as “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability ...
Page 14
... Functionality and terminology 4 Functionality and terminology The LSM320HAY30 is an inertial module capable of detecting 3-axis linear acceleration and 2-axis angular rate. The system is housed in an LGA package. The device includes an ASIC with a digital IC interface capable of providing linear acceleration information through an I angular rate. ...
Page 15
... LSM320HAY30 of OUT registers 00h, data expressed as 2’s complement number). A deviation from the ideal value in this case is called Zero-g offset. Offset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Zero-g level offset changes little over temperature, see “ ...
Page 16
... Self-test Sleep mode High-pass filter reset (ARHP) The LSM320HAY30 provides the possibility to reset the optional external high-pass filter by applying a high logic value to the ARHP pad. This procedure ensures faster response, especially during overload conditions. Moreover, this operation is recommended each time the device is powered. ...
Page 17
... LSM320HAY30 5 Application hints Figure 3. LSM320HAY30 electrical connections GND Vref Recommended Optional Low-pass filter High-pass filter Digital signal from/to signal controller.Signal’s levels are defined by proper selection of Vdd_IO Table 6. External component values Component type Capacitor Resistor DIRECTION OF DETECTABLE ACCELERATIONS X 10 ...
Page 18
... SPI/I 5.2 Angular rate sensing The LSM320HAY30 allows band limitation of the output rate response through the use of an external low-pass filter (recommended) and/or high-pass filter (optional) in addition to the embedded low-pass filter (f 4xOUTX and 4xOUTZ are, respectively, OUTX and OUTZ amplified outputs lines, internally buffered to ensure low output impedance ...
Page 19
... LSM320HAY30 5.3 Soldering information The LGA package is compliant with the ECOPACK It is qualified for soldering heat resistance according to JEDEC J-STD-020. Leave “pin 1 Indicator” unconnected during soldering. Land pattern and soldering recommendations are available at ® , RoHS and “Green” standard. Doc ID 16917 Rev 1 Application hints www ...
Page 20
... The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd_IO through a pull-up resistor embedded inside the LSM320HAY30. When the bus is free, both the lines are high. 2 The I C interface is compliant with fast mode (400 kHz) I mode ...
Page 21
... The I C embedded in the LSM320HAY30 behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent. Once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted: the 7 LSb represent the actual register address while the MSB enables address auto-increment. ...
Page 22
... In the presented communication format MAK is Master Acknowledge and NMAK is No Master Acknowledge. 6.2 SPI bus interface The LSM320HAY30 SPI is a bus slave. The SPI allows writing and reading of the registers of the device. The serial interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO. 22/42 ...
Page 23
... LSM320HAY30 Figure 5. Read and write protocol CS SPC SDI SDO CS is the serial port enable and is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the serial port clock and is controlled by the SPI master stopped high when CS is high (no transmission). SDI and SDO are respectively the serial port data input and output ...
Page 24
... AD5 AD4 AD3 AD2 AD1 AD0 DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0 DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0 RW MS AD5 AD4 AD3 AD2 AD1 AD0 Doc ID 16917 Rev 1 LSM320HAY30 DO15 DO14 DO13 DO12 DO11 DO10 DO9 DO8 ...
Page 25
... LSM320HAY30 Figure 9. Multiple byte SPI write protocol (2 byte example) CS SPC SDI RW MS 6.2.3 SPI read in 3-wires mode 3-wires mode is entered by setting to ‘1’ bit SIM (SPI serial interface mode selection) in LA_CTRL_REG4. Figure 10. SPI read protocol in 3-wires mode CS SPC SDI/O The SPI Read command is performed with 16 clock pulses: bit 0: READ bit ...
Page 26
... Doc ID 16917 Rev 1 LSM320HAY30 Default Comment Reserved Dummy register Reserved Dummy register output output output output output output Reserved Reserved ...
Page 27
... LSM320HAY30 Registers marked as Reserved must not be changed. Writing to these registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibrated values. Their content is automatically restored when the device is powered up ...
Page 28
... WHO_AM_I (0Fh) Table 15. WHO_AM_I register 0 0 This register is the device identification register, and contains the device identifier which, for the LSM320HAY30, is set to 32h. 8.2 LA_CTRL_REG1 (20h) Table 16. LA_CTRL_REG1 register PM2 PM1 Table 17. ...
Page 29
... LSM320HAY30 Table 18. Power mode and low-power output data rate configurations PM2 PM1 Table 19. Normal mode output data rate configurations and low-pass cut-off frequencies DR1 8.3 LA_CTRL_REG2 (21h) Table 20. LA_CTRL_REG2 register BOOT HPM1 Table 21. LA_CTRL_REG2 description Reboot memory content. Default value: 0 BOOT (0: normal mode ...
Page 30
... HPc --------------------- - f t ⋅ 6 HPc f [Hz] f [Hz Data rate = 100 0.5 1 0.25 0.5 0.125 0.25 Doc ID 16917 Rev 1 LSM320HAY30 High-pass filter mode f ⎞ s ------ ⋅ ⎠ 2π f [Hz Data rate = 400 Hz Data rate = 1000 which is t [Hz 2.5 ...
Page 31
... LSM320HAY30 8.4 LA_CTRL_REG3 (22h) Table 24. LA_CTRL_REG3 register IHL PP_OD Table 25. LA_CTRL_REG3 description Interrupt active high, low. Default value: 0 IHL (0: active high; 1: active low) Push-pull/open drain selection on interrupt pad. Default value 0. PP_OD (0: push-pull; 1: open drain) Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by reading INT2_SRC itself ...
Page 32
... TurnOn bits are used for turning on the sleep-to-wake function. Table 31. Sleep-to-wake configuration TurnOn1 0 1 32/ TurnOn0 0 Sleep-to-wake function is disabled Turned on: The device is in low-power mode (ODR is defined in 1 LA_CTRL_REG1) Doc ID 16917 Rev 1 LSM320HAY30 0 0 TurnOn1 Sleep-to-wake status TurnOn0 ...
Page 33
... LSM320HAY30 By setting the TurnOn[1:0] bits to 11, the “sleep-to-wake” function is enabled. When an interrupt event occurs, the device is goes into normal mode, increasing the ODR to the value defined in LA_CTRL_REG1. Although the device is in normal mode, LA_CTRL_REG1 content is not automatically changed to “normal mode” configuration. ...
Page 34
... Default value (See Enable interrupt generation on Z high event. Default value: 0 ZHIE (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) 34/42 ZHIE ZLIE Table 38) Table 38) Doc ID 16917 Rev 1 LSM320HAY30 YHIE YLIE XHIE XLIE ...
Page 35
... LSM320HAY30 Table 37. LA_INT1_CFG description (continued) Enable interrupt generation on Z Low event. Default value: 0 ZLIE (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) Enable interrupt generation on Y high event. Default value: 0 YHIE (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) Enable interrupt generation on Y low event ...
Page 36
... Duration steps and maximum values depend on the ODR chosen. 8.17 LA_INT2_CFG (34h) Table 45. LA_INT2_CFG register AOI 6D 36/42 THS5 THS4 Interrupt 1 threshold. Default value: 000 0000 D5 D4 Duration value. Default value: 000 0000 ZHIE ZLIE Doc ID 16917 Rev 1 LSM320HAY30 THS3 THS2 THS1 YHIE YLIE XHIE THS0 D0 XLIE ...
Page 37
... LSM320HAY30 Table 46. LA_INT2_CFG description AND/OR combination of Interrupt events. Default value: 0. AOI (See table below) 6 direction detection function enable. Default value (See table below) Enable interrupt generation on Z High event. Default value: 0 ZHIE (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) Enable interrupt generation on Z Low event ...
Page 38
... The bits set the minimum duration of the Interrupt 2 event to be recognized. Duration time steps and maximum values depend on the ODR chosen. 38/42 THS5 THS4 Interrupt 1 threshold. Default value: 000 0000 D5 D4 Duration value. Default value: 000 0000 Doc ID 16917 Rev 1 LSM320HAY30 THS3 THS2 THS1 THS0 D0 ...
Page 39
... LSM320HAY30 9 Package information In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK trademark. Figure 11. LGA-28: mechanical data and package dimensions Dim ...
Page 40
... Ordering information 10 Ordering information Table 54. Device summary Order code LSM320HAY30 LSM320HAY30TR 40/42 Temperature. Package range [°C] -40 to +85 (4.4x7.5x1.1) Doc ID 16917 Rev 1 LSM320HAY30 Packing [mm] Tray LGA-28 Tape and reel ...
Page 41
... LSM320HAY30 11 Revision history 14 Table 55. Document revision history Date 16-Dec-09 Revision 1 First issue. Doc ID 16917 Rev 1 Revision history Changes 41/42 ...
Page 42
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 42/42 Please Read Carefully: © 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 16917 Rev 1 LSM320HAY30 ...