HMP8156 Intersil Corporation, HMP8156 Datasheet - Page 22

no-image

HMP8156

Manufacturer Part Number
HMP8156
Description
Ntsc/pal Encoder
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HMP8156ACN
Manufacturer:
HARRIS
Quantity:
58
Part Number:
HMP8156ACNZ
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
HMP8156CN
Manufacturer:
HARRIS
Quantity:
7
Part Number:
HMP8156CN
Quantity:
932
Pinout
Pin Descriptions
P16-P23
HSYNC
VSYNC
P0-P15
BLANK
NAME
FIELD
CLK
PIN
58, 55-43,
32-27, 23,
NUMBER
38, 37
PIN
22
34
35
36
33
39
NTSC/PAL1
NTSC/PAL2
OUTPUT
INPUT/
GND
GND
GND
GND
GND
GND
GND
VAA
VAA
VAA
VAA
VAA
Y/G
C/B
I/O
I/O
I/O
I/O
O
I
I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Horizontal sync input/output. As an input, this pin must be asserted during the horizontal
Pixel input pins. See Table 1.
Overlay or pixel inputs. See Table 1.
FIELD output. The field output indicates that the encoder is outputting the odd or even
video field. The polarity of FIELD is programmable.
sync intervals. If it occurs early, the line time will be shortened. If it occurs late, the line
time will be lengthen by holding the outputs at the front porch level. As an output, it is as-
serted during the horizontal sync intervals. The polarity of HSYNC is programmable.
Vertical sync input/output. As an input, this pin must be asserted during the vertical sync
intervals. If it occurs early, the field time will be shortened. If it occurs late, the field time
will be lengthened by holding the outputs at the blanking level. As an output, it is assert-
ed during the vertical sync intervals. The polarity of VSYNC is programmable.
Composite blanking input/output. As an input, this pin must be asserted during the hor-
izontal and vertical blanking intervals. As an output, it is asserted during the horizontal
and vertical blanking intervals. The polarity of BLANK is programmable.
1x pixel clock input/output. As an input, this clock must be free-running and synchro-
nous to the clock signal on the CLK2 pin. As an output, this pin may drive a maximum
of one LS TTL load. CLK is generated by dividing CLK2 by two or four, depending on
the mode.
HMP8156
TOP VIEW
HMP8156
(PQFP)
22
DESCRIPTION
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P8
P9
P10
P11
P12
P13
GND
CLK2
VAA
CLK
P14
P15
VSYNC
HSYNC
FIELD
BLANK

Related parts for HMP8156