AD9516-3 Analog Devices, AD9516-3 Datasheet - Page 64
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9516-3
Manufacturer Part Number
AD9516-3
Description
14-Output Clock Generator
Manufacturer
Analog Devices
Datasheet
1.AD9516-3.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9516-3
Manufacturer:
TI
Quantity:
5 510
Company:
Part Number:
AD9516-3BCPZ
Manufacturer:
AD
Quantity:
148
Company:
Part Number:
AD9516-3BCPZ
Manufacturer:
ADI
Quantity:
648
Part Number:
AD9516-3BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Reg.
Addr
(Hex) Bit(s) Name
19
19
19
1A
1A
AD9516-3
<7:6> R, A, B
<5:3> R Path Delay <5:3> R Path Delay (see Table 2).
<2:0> N Path Delay <2:0> N Path Delay (see Table 2).
<6>
<5:0> LD Pin
Counters
SYNC Pin
Reset
Reference
Frequency
Monitor
Threshold
Control
Description
<7>
0
0
1
1
Sets the reference (REF1/REF2) frequency monitor’s detection threshold frequency. This does not affect
the VCO frequency monitor’s detection threshold (see Table 16, REF1, REF2, and VCO Frequency Status Monitor).
<6> = 0; frequency valid if frequency is above the higher frequency threshold.
<6> = 1; frequency valid if frequency is above the lower frequency threshold.
Select the signal which is connected to the LD pin.
<5> <4> <3>
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
<6>
0
1
0
1
0
0
0
0
0
X
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
Action
Do nothing on SYNC (default).
Asynchronous reset.
Synchronous reset.
Do nothing on SYNC .
<2>
0
0
X
0
1
1
0
0
1
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
0
0
1
1
<1> <0>
0
0
1
1
0
X
0
0
1
1
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
0
0
0
1
0
1
0
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Rev. 0 | Page 64 of 84
Level or
Dynamic
Signal
LVL
DYN
DYN
HIZ
CUR
LVL
LVL
DYN
DYN
DYN
DYN
LVL
LVL
LVL
LVL
LVL
LVL
LVL
LVL
LVL
LVL
LVL
LVL
DYN
DYN
DYN
DYN
LVL
Signal at LD Pin
Digital lock detect (high = lock, low = unlock).
P-channel, open-drain lock detect (analog lock detect).
N-channel, open-drain lock detect (analog lock detect).
High-Z LD pin.
Current source lock detect (110 μA when DLD is true).
Ground (dc); for all other cases of 0XXXXX not specified above.
The selections that follow are the same as REFMON.
Ground (dc).
REF1 clock (differential reference when in differential mode).
REF2 clock (N/A in differential mode).
Selected reference to PLL (differential reference when in
differential mode).
Unselected reference to PLL (not available in differential mode).
Status of selected reference (status of differential reference);
active high.
Status of unselected reference (not available in differential
mode); active high.
Status REF1 frequency (active high).
Status REF2 frequency (active high).
(Status REF1 frequency) AND (status REF2 frequency).
(DLD) AND (status of selected reference) AND (status of VCO).
Status of VCO frequency (active high).
Selected reference (low = REF1, high = REF2).
Digital lock detect (DLD); active high.
Holdover active (active high).
N/A—do not use.
VS (PLL supply).
REF1 clock (differential reference when in differential mode).
REF2 clock (not available in differential mode).
Selected reference to PLL (differential reference when in
differential mode).
Unselected reference to PLL (not available when in differential
mode).
Status of selected reference (status of differential reference);
active low.