LPC47M112 SMSC Corporation, LPC47M112 Datasheet - Page 141
LPC47M112
Manufacturer Part Number
LPC47M112
Description
ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
Manufacturer
SMSC Corporation
Datasheet
1.LPC47M112.pdf
(208 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
2 592
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
2 014
Company:
Part Number:
LPC47M112-MW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
20 000
- Current page: 141 of 208
- Download datasheet (2Mb)
Enhanced Super I/O Controller with LPC Interface
Datasheet
SMSC DS – LPC47M112
PME_EN2
Default = 0x00
PME_EN3
Default = 0x00
on VTR POR
on VTR POR
NAME
REG OFFSET
(R/W)
(R/W)
(hex)
0B
0C
PME Wake Enable Register 2
This register is used to enable individual LPC47M112 PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP10
Bit[1] GP11
Bit[2] GP12
Bit[3] GP13
Bit[4] GP14
Bit[5] GP15
Bit[6] GP16
Bit[7] GP17
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
PME Wake Status Register 3
This register is used to enable individual LPC47M112 PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] DEVINT_EN (Enable bit for group SMI signal for PME)
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP27
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Page 141
DESCRIPTION
Rev. 02/02/2005
Related parts for LPC47M112
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
20w Single Output Swi Tching Power Supply Lpc-20 Ser I Es
Manufacturer:
Analog Technology, Inc.
Datasheet:
Part Number:
Description:
Low-profile Coaxial Connectors
Manufacturer:
DDK Ltd.
Datasheet:
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: