HY29LV400 Hynix Semiconductor, HY29LV400 Datasheet - Page 17

• Manufacturer Part Number: HY29LV400
• Description: 4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory
• Manufacturer: Hynix Semiconductor

www.DataSheet.in
Table 7. Write and Erase Operation Status Summary
Notes:
1. A valid address is required when reading status information. See text for additional information.
2. DQ[5] status switches to a ‘1’ when a program or erase operation exceeds the maximum timing limit.
3. A ‘1’ during sector erase indicates that the 50 µs time-out has expired and active erasure is in progress. DQ[3] is not
4. Equivalent to ‘No Toggle’ because data is obtained in this state.
5. Data (DQ[7:0]) = 0xFF immediately after erasure.
6. Programming can be done only in a non-suspended sector (a sector not specified for erasure).
WRITE OPERATION STATUS
The HY29LV400 provides a number of facilities to
determine the status of a program or erase op-
eration. These are the RY/BY# (Ready/Busy#)
pin and certain bits of a status word which can be
read from the device during the programming and
erase operations. Table 7 summarizes the status
indications and further detail is provided in the
subsections which follow.
RY/BY# - Ready/Busy#
RY/BY# is an open-drain output pin that indicates
whether a programming or erase Automatic Algo-
rithm is in progress or has completed. A pull-up
resistor to V
BY# is valid after the rising edge of the final WE#
pulse in the corresponding command sequence.
If the output is Low (busy), the device is actively
erasing or programming, including programming
while in the Erase Suspend mode. If the output is
High (ready), the device has completed the op-
eration and is ready to read array data in the nor-
mal or Erase Suspend modes, or it is in the
Standby mode.
DQ[7] - Data# Polling
The Data# (“Data Bar”) Polling bit, DQ[7], indicates
to the host system whether an Automatic Algo-
Rev. 1.0/Nov. 01
S
N
applicable to the chip erase operation.
M
E
s u
r o
a r
o
p
m
d
s
e
e
e
l a
n
d
P
P
E
E
R
R
P
P
CC
s
s
e
s u
o r
o r
a r
a r
o r
o r
e
e
t c
is required for proper operation. RY/
a
a
g
g
s
s
p
g
g
d
d
r o
e
e
a r
a r
e
a r
a r
i w
i w
n
n i
c
m
m
m
m
d
o
h t
h t
e
m
m
m
m
p
m
d
O
n i
n i
o r
n i
n i
n i
n i
p
s
p
g
g
e l
g
g
g
e
n
e
r e
e r
a r
o
e t
n i
c
t c
n i
c
n
o
o
t a
s s
s
d
e -
r o
p
p
m
m
e
o i
5
o r
o r
a r
p
p
s
n
e l
e l
g
g
s u
s
e r
e r
e t
e
e t
p
s s
s s
d
d
e
n
6
6
d
e
d
D
D
D
D
D
D
D
Q
Q
Q
a
a
a
a
0
[
1
7 [
7 [
] 7
a t
a t
a t
a t
# ]
# ]
1
N
T
T
o
T
D
D
D
D
rithm is in progress or completed, or whether the
device is in Erase Suspend mode. Data# Polling
is valid after the rising edge of the final WE# pulse
in the Program or Erase command sequence.
The system must do a read at the program ad-
dress to obtain valid programming status informa-
tion on this bit. While a programming operation is
in progress, the device outputs the complement
of the value programmed to DQ[7]. When the pro-
gramming operation is complete, the device out-
puts the value programmed to DQ[7]. If a pro-
gram operation is attempted within a protected
sector, Data# Polling on DQ[7] is active for ap-
proximately 1 µs, then the device returns to read-
ing array data.
The host must read at an address within any non-
protected sector specified for erasure to obtain
valid erase status information on DQ[7]. During
an erase operation, Data# Polling produces a “0”
on DQ[7]. When the erase operation is complete,
or if the device enters the Erase Suspend mode,
Data# Polling produces a “1” on DQ[7]. If all sec-
tors selected for erasing are protected, Data#
Polling on DQ[7] is active for approximately 100
µs, then the device returns to reading array data.
If at least one selected sector is not protected, the
erase operation erases the unprotected sectors,
o
o
D
o
Q
a
a
o t
a
g
g
g
a
a t
a t
a t
[
g
g
g
g
a t
] 6
e l
e l
e l
g
4
4
4
e l
D
D
D
D
D
0
0
0
Q
1 /
1 /
1 /
a
a
0
a
a
[
a t
a t
a t
a t
] 5
2
2
2
D
D
D
D
D
N
N
N
Q
1
a
a
a
a
A /
A /
A /
[
3
a t
a t
a t
a t
] 3
D
T
T
D
D
D
D
Q
o
o
N
N
a
g
g
a
a
a
[
A /
A /
a t
g
g
] 2
a t
a t
a t
e l
e l
4
HY29LV400
1
R
Y
B /
0
0
0
1
1
1
1
1
Y
#
17