ISL6884 Intersil Corporation, ISL6884 Datasheet

no-image

ISL6884

Manufacturer Part Number
ISL6884
Description
CCFL Brightness Controller
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6884IAZ
Manufacturer:
Intersil
Quantity:
480
CCFL Brightness Controller
ISL6884 controls Pulse Width Modulated Dimming for up to
8 inverters to supply power to up to 40 Cold Cathode
Fluorescent Lamps (CCFL) for back lighting in large LCD
displays.
The ISL6884 brightness controller provides an I
for dimming control, enable, status, and brightness balance.
The duty cycle of all 8 DPWM outputs is adjusted with a
Master Brightness Control register. The duty cycle of each of
the 8 DPWM outputs can be offset from the master
brightness to adjust for uniform brightness.
The PWM dimming frequency can be set by an internal,
adjustable oscillator or synchronized to an external source to
minimize interference with video.
ISL6884’s slave address is:
• 1101_1111 for reading
• 1101_1110 for writing
Ordering Information
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
ISL6884IAZ
(See Note)
ISL6884IAZ-T
(See Note)
NUMBER
PART
TEMP. RANGE
-40 to 85
-40 to 85
(
o
C)
®
1
20 Ld SSOP
(Pb-free)
20 Ld SSOP Tape
and Reel
(Pb-free)
Data Sheet
PACKAGE
2
C interface
M20.15
M20.15
DWG. #
PKG.
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Wide Supply Voltage Range of 3.0V to 5.5V
• Dimming
• User Programmable Fault Time Out
• I
• Pb-Free Plus Anneal Available (RoHS Compliant)
Pinout
- I
- PWM dimming can be synchronized to an external
- 8 channel dimming allows the user to balance the
- User programmable fault time out
2
C Status Output
source or set by an internal, adjustable oscillator.
brightness of the CCFL lamps via I
2
C dimming control input
All other trademarks mentioned are the property of their respective owners.
March 9, 2006
DPWM_SYNC
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
LAMP_ON
OSCTEST
GNDPLL
TESTEN
PLL1
GND
SDA
SCL
EN
Copyright Intersil Americas Inc. 2006. All Rights Reserved
10
1
2
3
4
5
6
7
8
9
(20 LD SSOP)
TOP VIEW
ISL6884
20
19
18
17
16
15
14
13
12
11
2
C control
VDD
REGCAP
DPWM_8
DPWM_7
DPWM_6
DPWM_5
DPWM_4
DPWM_3
DPWM_2
DPWM_1
ISL6884
FN9265.0

Related parts for ISL6884

ISL6884 Summary of contents

Page 1

... Data Sheet CCFL Brightness Controller ISL6884 controls Pulse Width Modulated Dimming for inverters to supply power Cold Cathode Fluorescent Lamps (CCFL) for back lighting in large LCD displays. The ISL6884 brightness controller provides an I for dimming control, enable, status, and brightness balance. ...

Page 2

... Block Diagram VDD GND EN I2C ENABLE DPWM SYNC PLL1 GNDPLL SDA I2C interface SCL 2 ISL6884 BGREF POR ENAB fault timer PWM DIMMING PLL 8 CH DPWM GEN OSC BRIGHTNESS STATUS ENABLE (I2C) CCFL Brightness Controller REGCAP 2.5V REG STATUS LAMP ON DPWM_8 DPWM_7 DPWM_6 ...

Page 3

... Simplified System Diagram - Central Controller and Multiple Local Controllers ISL6884 CENTRAL SCL SDA CONTROLLER 3 ISL6884 SYSTEM I2C MASTER DRIVE ISL6882 IFB LOCAL VFB DPWM CONTROLLER PHASE MODULATION OUT DRIVE ISL6882 IFB LOCAL VFB DPWM CONTROLLER PHASE MODULATION OUT DRIVE ISL6882 IFB ...

Page 4

... ISL6884 Application Schematic external hardware enable Use these parts to adjust the internal DPWM oscillator frequency 3300 2200 1uF 0.47uF 73.2K This is the LPF for the DPWM PLL 4 ISL6884 LAMPON output from ISL6882 LAMP_ON 1 TESTEN 2 GNDPLL 3 PLL1 ISL6884 DPWM_SYNC 6 OSCTEST 7 SCL 8 SDA ...

Page 5

... V In Low V In High Schmitt Trigger Input Hysteresis V Out Low SDA, SCL Rise Time SDA, SCL Fall Time 5 ISL6884 Thermal Information Thermal Resistance (Typical, Notes SSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Thermal Information Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150°C Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C Maximum Lead Temperature (Soldering 10s 300° ...

Page 6

... They should be left unconnected in normal operation. 1.1 1.3 MIN TYP MAX UNITS - 160 - Hz 120 160 200 Hz - 150 - 100 % 0.7*VDD - - 0.3*VDD 500 500 registers clock line. The ISL6884 enable or disable the inverters, set 2 C. FN9265.0 March 9, 2006 2 C ...

Page 7

... FLT_TOUT - Fault Timer Time Out Setting. This register controls the response of the ISL6884 to a logic low input on the LAMPON pin (indicating that one or more lamps is NOT ON). A value between 0X01 and 0XFF in the FLT_TOUT register will set the time that ISL6884 will operate with a low signal at the LAMPON pin (fault time out) ...

Page 8

... Master Enable, This signal is AND’ed with the en pin to create the enable for the PWM dimming output. 0x2a POR 0 0 ch_en Individual Channel Enables for each DPWM output. 0x2b b7 b6 POR 0 0 flt_tout Fault Timer Time Out Setting. 8 ISL6884 DESCRIPTION BIT 5 LABEL BIT 4 LABEL BIT 3 LABEL POR VALUE POR VALUE POR VALUE ...

Page 9

... POR 1 1 dc_min Duty Cycle Minimum Setting. See DPWM Document for description. Caution! Changing this register from its default value may result in unpredictable behavior 9 ISL6884 DESCRIPTION BIT 5 LABEL BIT 4 LABEL BIT 3 LABEL POR VALUE POR VALUE POR VALUE b5 b4 ...

Page 10

... Caution! Changing this register from its default value may result in unpredictable behavior 0x3A POR ISL6884 DESCRIPTION BIT 5 LABEL BIT 4 LABEL BIT 3 LABEL POR VALUE POR VALUE POR VALUE ...

Page 11

... S START CONDITION FIGURE 1. START AND STOP WAVEFORMS 11 ISL6884 Data Validity The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. Refer to Figure 2. ...

Page 12

... I C Transactions Between the System Master and the ISL6884 Below are typical transactions between the system master and the ISL6884. WRITING TO ONE REGISTER IN ISL6884 SCL SDA ISL6884 REGISTER ADDRESS DEVICE ADDRESS WRITING N CONSECUTIVE REGISTERS TO ISL6884 SCL SDA ...

Page 13

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 13 ISL6884 M20. ...

Related keywords