SM55161A Austin Semiconductor, SM55161A Datasheet - Page 28
![no-image](/images/no-image-200.jpg)
SM55161A
Manufacturer Part Number
SM55161A
Description
262144 x 16 BIT VRAM MULTIPORT VIDEO RAM
Manufacturer
Austin Semiconductor
Datasheet
1.SM55161A.pdf
(64 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SM55161A-75HKCM
Manufacturer:
TI/ASI
Quantity:
45
www.DataSheet4U.com
TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY
VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (continued)
SMJ55161A
Rev. 1.6 03/05
Hold time, DSF after RAS\ low
Hold time, column address valid after RAS\ low
Hold time, data valid after CASx\ low
Hold time, data valid after RAS\ low
Hold time, data valid after WE\ low
Hold time, read, WE\ high after CASx\ high
Hold time, read, WE\ high after RAS\ high
Hold time, write, WE\ low after CASx\low
Hold time, write, WE\ low after RAS\ low
Hold time, TRG\ high after WE\ low
Hold time, SQ valid after SC high
Hold time, DSF after RAS\ low
Hold time, output valid after CASx\ low
Delay time, RAS\ low to CASx\ high
Delay time, CASx\ high to RAS\ low
Delay time, CASx\ low to RAS\ high
Delay time, CASx\ low to WE\ low
Delay time, RAS\ low to CASx\ low
Delay time, column address valid to RAS\ high
Delay time, column address valid to CASx\ high
Delay time, RAS\ low to WE\ low
Delay time, column address valid to WE\ low
Delay time, CASx\ low to RAS\ low
Delay time, RAS\ high to CASx\ low
Delay time, CASx\ low to TRG\ high for DRAM read cycles
Delay time, TRG\ high before data applied at DQ
Delay time, RAS\ low to TRG\ high
Delay time, RAS\ low to first SC high after TRG\ high
Delay time, RAS\ low to column address valid
Delay time, TRG\ low to RAS\ high
Delay time, CASx\ low to first SC high after TRG\ high
Delay time, SC high to TRG\ high
Delay time, TRG\ high to RAS\ high
Delay time, TRG\ high to RAS\ low
Delay time, TRG\ high to SC high
Austin Semiconductor, Inc.
PARAMETER
9
12, 13
12
9,10
12
14
11
8
7
5
8
12
5
6
6
9
5
See Note 8
13
13
SYMBOL
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
d(CAWL)
h(SHSQ)
t
d(CLWL)
d(CARH)
d(CACH)
d(RLWL)
d(CLGH)
t
d(GLRH)
d(THRH)
t
h(RLCA)
t
t
t
d(RLCH)
d(RLCH)
d(CHRL)
d(CLRH)
d(RHCL)
d(RLTH)
d(RLSH)
d(RLCA)
d(CLSH)
d(SCTR)
d(THRL)
d(THSC)
d(RLCL)
d(CLRL)
h(WLD)
h(CHrd)
h(RHrd)
h(CLW)
h(RLW)
h(WLG)
d(GHD)
28
h(CLQ)
h(SFR)
h(CLD)
h(RLD)
h(RSF)
MIN
-10
10
30
12
30
12
12
30
10
30
70
10
17
40
15
35
35
90
55
20
15
55
70
12
15
20
50
15
0
0
2
0
7
5
0
5
-70
MAX
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
50
35
MIN
100
-10
10
33
15
35
15
15
35
10
35
75
13
20
48
20
38
38
63
20
15
58
75
15
20
23
55
18
0
0
2
0
5
5
0
5
-75
MAX MIN MAX
50
35
105
-10
10
35
15
35
15
15
35
10
35
80
15
20
50
20
40
40
65
20
15
15
20
25
60
20
0
0
2
0
5
5
0
5
-80
Production
SM55161A
60
40
VRAM
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1