80C32-16 TEMIC Semiconductors, 80C32-16 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/6/658/temic_semiconductors_sml.jpg)
80C32-16
Manufacturer Part Number
80C32-16
Description
CMOS 0 to 44 MHz Single Chip 8bit Microntroller
Manufacturer
TEMIC Semiconductors
Datasheet
1.80C32-16.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
80C32-16
Manufacturer:
MHS
Quantity:
4 600
Company:
Part Number:
80C32-16
Manufacturer:
MHS
Quantity:
4 600
Company:
Part Number:
80C32-16
Manufacturer:
INT
Quantity:
9 520
Rev. G (14 Jan. 97)
Explanation of the AC Symbol
Each timing symbol has 5 characters. The first character
is always a “T” (stands for time). The other characters,
depending on their positions, stand for the name of a
signal or the logical status of that signal. The following
is a list of all the characters and what they stand for.
AC Parameters
TA = 0 to + 70 C ; Vss = 0 V ; Vcc = 5 V 10 % ; F = 0 to 44 MHz
TA = 0 to +70 C ; Vss = 0 V ; 2.7 V < Vcc < 5.5 V ; F = 0 to 16 MHz
TA = –40 to + 85 C ; Vss = 0 V ; 2.7 V < Vcc < 5.5 V ; F = 0 to 16 MHz
TA = –55 + 125 C ; Vss = 0 V ; Vcc = 5 V 10 % ; F = 0 to 36 MHz
(Load Capacitance for PORT 0, ALE and PSEN = 100 pF ; Load Capacitance for all other outputs = 80 pF)
MATRA MHS
External Program Memory Characteristics (values in ns)
External Program Memory Read Cycle
A : Address.
C : Clock.
D : Input data.
H : Logic level HIGH
I : Instruction (program memory contents).
L : Logic level LOW, or ALE.
P : PSEN.
TLHLL
TLLAX
TPXAV
TAVLL
TLLPL
TPLPH
TPLAZ
SYM-
TLLIV
TPLIV
TPXIX
TPXIZ
TAVIV
BOL
ALE Pulse Width
Address valid to ALE
Address Hold After ALE
ALE to valid instr in
ALE to PSEN
PSEN pulse Width
PSEN to valid instr in
Input instr Hold After PSEN
Input instr Float After PSEN
PSEN to Address Valid
Address to Valid instr in
PSEN low to Address Float
PARAMETER
min max min max min max min max min max min max min max min max
110
165
16 MHz
40
35
45
55
0
TAVIV
185
125
230
50
10
130
20 MHz
90
30
35
40
50
0
170
110
210
45
10
100
25 MHz
70
20
35
30
40
0
Q : Output data.
R : READ signal.
T : Time.
V : Valid.
W : WRITE signal.
X : No longer a valid logic level.
Z : Float.
Example :
TAVLL = Time for Address Valid to ALE low.
TLLPL = Time for ALE low to PSEN low.
130
170
85
35
8
30 MHz 36 MHz
60
15
35
25
80
35
0
100
130
65
30
6
50
10
35
20
75
30
0
80C32/80C52
80
50
25
90
5
40 MHz
40
30
15
65
25
9
0
70
45
20
80
5
42 MHz
35
25
13
60
20
8
0
65
40
15
75
5
44 MHz
30
17
12
54
15
7
0
65
35
10
70
5
15