UPD78F9177 NEC, UPD78F9177 Datasheet - Page 36

no-image

UPD78F9177

Manufacturer Part Number
UPD78F9177
Description
8-BIT SINGLE-CHIP MICROCONTROLLER
Manufacturer
NEC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F9177
Manufacturer:
FUJITSU
Quantity:
2 000
Part Number:
UPD78F9177
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD78F9177
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD78F9177A
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD78F9177A
Manufacturer:
NEC
Quantity:
3 511
Part Number:
UPD78F9177AGB-8ES
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD78F9177AGB-8ES
Manufacturer:
NEC
Quantity:
17 521
Part Number:
UPD78F9177AGB-8ES-A
Manufacturer:
NEC
Quantity:
8 072
Part Number:
UPD78F9177AGB-8ES-A
Manufacturer:
NEC
Quantity:
13 012
Part Number:
UPD78F9177AY
Manufacturer:
MICROCHIP
Quantity:
6 287
Part Number:
UPD78F9177AY
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD78F9177CU
Manufacturer:
ON
Quantity:
3 001
Part Number:
UPD78F9177CU
Manufacturer:
NEC
Quantity:
19 614
Part Number:
UPD78F9177GB-8ES
Manufacturer:
NEC
Quantity:
800
Part Number:
UPD78F9177GB-8ES
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD78F9177YGB-8ES
Manufacturer:
NEC
Quantity:
5 600
36
SCL0 clock frequency
Bus free time
(between stop and start condition)
Hold time
Start/restart condition setup time
Stop condition setup time
Data hold
time
Data setup time
SCL0 clock low-level width
SCL0 clock high-level width
SCL0 and SDA0 signal fall time
SCL0 and SDA0 signal rise time
Spike pulse width controlled by
input filter
Timeout
Total extended time of SCL0 clock
low-level period (slave)
Total extended time of cumulative
clock low-level period (master)
Capacitive load per each bus line
(c) AC Characteristics
Notes 1. In the start condition, the first clock pulse is generated after this hold time.
Note1
When using CBUS-
compatible master
When using SMB/IIC
bus
Parameter
2. To fill in the underfined area of the SCL0 falling edge, it is necessary for the device to internally
3. If the device does not extend the SCL0 signal low hold time (t
4. The high-speed mode I
provide at least 300 ns of hold time for the SDA0 signal (which is V
t
At this time, the conditions described below must be satisfied.
If the device extends the SCL0 signal low state hold time
If the device extends the SCL0 signal low state hold time
Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t
HD:DAT
t
t
SU:DAT
SU:DAT
needs to be fulfilled.
= 1000 + 250 = 1250 ns by the SMB mode or the standard mode I
250 ns
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Cb
Symbol
CLK
BUF
HD:STA
SU:STA
SU:STO
HD:DAT
SU:DAT
LOW
HIGH
F
R
SP
TIMEOUT
LOW:SEXT
LOW:MEXT
2
C bus is available in the SMB mode and the standard mode I
Data Sheet U14022EJ1V0DS00
MIN.
300
250
4.7
4.0
4.7
4.0
4.7
4.0
10
25
SMB Mode
MAX.
1000
100
300
50
35
25
10
Standard Mode I
MIN.
250
4.7
4.0
4.7
4.0
4.7
4.0
0
5
Bus
MAX.
1000
100
300
400
LOW
2
C
IHmin
), only maximum data hold time
PD78F9177, 78F9177Y
. of the SCL0 signal).
100
High-speed Mode I
0
MIN.
Note2
1.3
0.6
0.6
0.6
1.3
0.6
0
Note4
0
2
C bus specification).
Bus
900
MAX.
2
400
300
300
400
C bus system.
50
Note3
Rmax.
2
C
+
Unit
kHz
ms
ms
ms
pF
ns
ns
ns
ns
ns
s
s
s
s
s
s
s

Related parts for UPD78F9177