SSD1801 ETC, SSD1801 Datasheet

Page 1

... TABLE OF CONTENTS GENERAL DESCRIPTION ........................................................................................................................... 1 FEATURES ................................................................................................................................................... 1 ORDERING INFORMATION ........................................................................................................................ 2 BLOCK DIAGRAM ....................................................................................................................................... 3 PIN ARRANGEMENT OF SSD1801Z GOLD BUMP DIE............................................................................ 4 PIN ARRANGEMENT OF SSD1801AV BARE DIE ..................................................................................... 7 PIN DESCRIPTIONS .................................................................................................................................... 9 FUNCTIONAL BLOCK DESCRIPTIONS................................................................................................... 12 VOLTAGE GENERATOR CIRCUIT ........................................................................................................... 21 FRAME FREQUENCY................................................................................................................................ 22 COMMAND TABLE .................................................................................................................................... 23 COMMAND DESCRIPTIONS ..................................................................................................................... 25 MAXIMUM RATINGS ................................................................................................................................. 30 DC CHARACTERISTICS............................................................................................................................ 31 AC CHARACTERISTICS............................................................................................................................ 33 APPLICATION EXAMPLES ....................................................................................................................... 37 ...

Page 2

... It can display lines of 16 characters with 5x8 dots format. The double height character mode and line vertical scroll functions are supported. SSD1801 displays character directly from its internal 10,240 bits (256 characters dots) Character Generator ROM (CGROM). All the character codes are stored in the 512 bits (16 character x 4 lines) Data Display RAM (DDRAM) ...

Page 3

... ORDERING INFORMATION Table 1 - Ordering Information Ordering Part Package Form Number SSD1801Z Gold Bump Die SSD1801AV Bare Die SOLOMON . SSD1801 Series Rev 1 1 01/2003 2 ...

Page 4

... BLOCK DIAGRAM 3 SSD1801 Series Rev 1.1 01/2003 Figure 1 – Block Diagram of SSD1801 SOLOMON ...

Page 5

... PIN ARRANGEMENT OF SSD1801Z GOLD BUMP DIE Alignment Keys 26.3 µm 26.3 µm 26.3 µm X Center (-2940.9, 480.0) 8.75µm 37.6µm X (-2835, -598.5) Die Size: 6170um x 1480um (include scribe line) 6070um x 1380um (exclude scribe line) Die Thickness: 670 +/-25um Bump Size PAD: 1-63 52.15 x 60.2 um PAD: 65-79, 164-178 74 PAD: 81-162 ...

Page 6

... Table 2 – SSD1801Z Gold Bump Die Pad Coordinates PAD# NAME DVSS -2248. DVDD DVDD 16 AVDD 17 DVDD 18 DVSS 19 AVSS 20 DVSS 21 VL2 22 VL2 23 VL3 24 VL3 25 VL4 26 VL4 27 VL5 ...

Page 7

... NC -2579.85 593.43 NC -2939.3 593.43 NC -2939.3 371.7 -2939.3 308 -2939.3 244.3 -2939.3 180.6 -2939.3 116.9 -2939.3 53.2 -2939.3 -10.5 -2939.3 -74.2 -2939.3 -137.9 -2939.3 -201.6 -2939.3 -265.3 -2939.3 -329 -2939.3 -392.7 -2939.3 -456.4 NC -2939.3 -520.1 NC -2939.3 -600.78 . SSD1801 Series Rev 1 1 01/2003 6 ...

Page 8

... PIN ARRANGEMENT OF SSD1801AV BARE DIE Die Size: 6296um x 1845um +/- 36um (include scribe line) Die Thickness: 670 +/-25um Pad Metal Size 88um Pad Opening Size 80um Pad number PADS: 1-9, 48-56, 72-80, 119-127 PADS: 57, 58, 70, 71, 128, 129, 141, 142 PADS: 10-47, 81-118 PADS: 59-69, 130-140 Note: 1 ...

Page 9

... Table 3 - SSD1801AV Bare Die Pad Coordinates PAD # NAME COM21 -2748.20 -772.71 2 COM20 -2638.13 -772.71 3 COM15 -2528.05 -772.71 4 COM14 -2417.98 -772.71 5 COM13 -2307.90 -772.71 6 COM12 -2197.83 -772.71 7 COM11 -2087.75 -772.71 8 COM10 -1977.68 -772.71 9 COM9 -1867.60 -772.71 10 COM8 -1757.53 -772. -1662.68 -772 ...

Page 10

... pins must be fixed to high or low in 4-bit bus mode. After resets, SSD1801 0 is the serial data input (SDA) and D 7 1:5 bias (default) 4/5 * VL6 3/5 * VL6 ...

Page 11

... When internal DC-DC voltage converter is used, external capacitors are connected between these pins. Different connection will result in different DC-DC converter multiple factor, 2x/3x. Details connections please refer to Figure 12. SOLOMON and R , are connected between EXT . Rev 1 1 01/2003 and V , and V and selected. 10 SSD1801 Series ...

Page 12

... COMI0, COMI1 There are two icons pins (pin 66 and 165) on SSD1801Z and (pin47 and 140) on SSD1801AV. Both pins output exactly the same signal. The reason for duplicating the pin is to enhance the flexibility of the LCD layout. COM0 - COM23 These pins provide the common driving signal COM0 - COM23 to the LCD panel. In case of 2-line display mode, COM0 - COM15 will be used, and in 3-line mode, all common signals will be used to drive LCD panel ...

Page 13

... This clock is also used in the Display Timing Generator. ADDRESS COUNTER (AC) Address Counter (AC) in SSD1801 stores DDRAM/ CGRAM/ ICONRAM address. After writing into or reading from DDRAM/ CGRAM/ ICONRAM automatically increased by 1. There is only one address counter and stores the address among DDRAM / CGRAM / ICONRAM. ...

Page 14

... Figure 5 - Timing Diagram of 8-bit Parallel Bus Mode Data Transfer (8080 MPU Mode) DL C68/80 CS D/C R/W (WR) E(RD Figure 6 - Timing Diagram of 4-bit Parallel Bus Mode Data Transfer (6800 MPU Mode) 13 SSD1801 Series Rev 1.1 01/2003 Instruction NOP Dummy Write Read Instruction NOP Dummy Write ...

Page 15

... Figure 8 – Timing Diagram of Serial Data Transfer SOLOMON Upper Lower 4-bits 4-bits Instruction Write Dummy NOP Read Lower Upper Upper Lower 4-bits 4-bits 4-bits 4-bits RAM Read Data Write SSD1801 Series Rev 1 1 01/2003 14 ...

Page 16

... Note: “-“: Don’t care. Character Generator ROM (CGROM) CGROM has dot 256 characters. The Function Set instruction selects the 8 characters (00h - 07h) of CGROM or CGRAM. 15 SSD1801 Series Rev 1.1 01/2003 Figure 9 - DDRAM Address ...

Page 17

... Note: The CGROM 0000xxxx are empty. SOLOMON Table 5 - CGROM Character Code . SSD1801 Series Rev 1 1 01/2003 16 ...

Page 18

... SSD1801 Series Rev 1.1 01/2003 ICONRAM bits ...

Page 19

... This block consists of: 1. 2x/3x DC-DC voltage converter The built-in Regulated DC-DC voltage converter is used to generate positive LCD driving voltage with reference For SSD1801 possible to produce boosting from the internal reference voltage V SS configurations of the DC-DC converter for boosting are given in Figure 10. AVDD AVDD ...

Page 20

... Bias Divider Divide the regulator output to give the LCD driving voltages (V this bias divider saves most of the display current comparing to traditional design. 5. Bias Ratio Selection circuitry 19 SSD1801 Series Rev 1.1 01/2003 and V (R1), and between REF   ...

Page 21

... The 1st line of display is the address 00h-0Fh. Display Data Latch A series of registers carrying the display signal information. For SSD1801, there are 105 latches (80 + 25) for holding the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage levels. ...

Page 22

... GND GND 3x DC-DC Converter Remarks: (VC, 2.2µF - 4.7µ 0.1µF - 1µF R1 and R2 = 500K-2.5M ohms Figure 12 – When Built – in Power Supply is used Figure 13 – When External Power Supply is used 21 SSD1801 Series Rev 1.1 01/2003 VDD AVDD C1P C1N C2P C2N VOUT VF R1 ...

Page 23

... FRAME FREQUENCY 2-line mode (1/17 Duty) 3-line mode (1/25 Duty) SOLOMON . SSD1801 Series Rev 1 1 01/2003 22 ...

Page 24

... Note: 1. Patterns other than that given in Command Table are prohibited to enter to the chip as a command. Otherwise, unexpected result will occur. 2. “*” : Don’t care. 23 SSD1801 Series Rev 1.1 01/2003 Table 8 - Command Table Description DDRAM address is set to 00h from address counter and the cursor returns to 00h position The contents of DDRAM are not changed ...

Page 25

... To write data to the internal memories (DDRAM/ CGRAM/ ICONRAM), input low to R pin and high pin for 6800-series and 8080-series parallel mode. For serial interface, it will always be in write mode. Address counter will be increased by one automatically after each data write. SOLOMON . SSD1801 Series Rev 1 1 01/2003 24 ...

Page 26

... COM0-COM15 is double height The 2nd line will not be displayed. Figure 14 – 3-line Normal Mode Display in 3-line mode (X Figure 15 – COM0 ~ COM15 is a Double Height Line, COM16 ~COM23 is Normal in 3-line mode ( 01 SSD1801 Series Rev 1.1 01/2003 SOLOMON ...

Page 27

... Figure 16 – COM0 ~ COM7 is Normal, COM8 ~ COM23 is a Double Height Line in 3-line mode (X = 10) Figure 17 – 2-line Normal Mode Display in 2-line mode (X Figure 18 – COM0 ~ COM15 is a Double Height Line in 2-line mode (X SOLOMON SSD1801 Series Rev 1 1 01/2003 ...

Page 28

... LCD alternate between inverting display character and normal display character at the cursor position with about a half second. On the contrary, if cursor control bit is low, only a normal character is displayed regardless of blink control bit. 27 SSD1801 Series Rev 1.1 01/2003 ...

Page 29

... DDRAM LINE 1 (00H - 0FH) DDRAM LINE 2 (10H - 1FH) DDRAM LINE 3 (20H - 2FH) DDRAM LINE 4 (30H - 3FH) CGRAM (PATTERN 0) CGRAM (PATTERN 2) CGRAM (PATTERN 4) CGRAM (PATTERN CGRAM (PATTERN 1) CGRAM (PATTERN 3) CGRAM (PATTERN 5) CGRAM (PATTERN 7) . SSD1801 Series Rev 1 1 01/2003 28 ...

Page 30

... When the CCR and TE registers are written, the address counter is not increased. NOP A command causing No Operation. Set Test Mode This command force the driver chip into its test mode for internal testing of the chip. Under normal operation, user should NOT use this command. 29 SSD1801 Series Rev 1.1 01/2003 Table 10 - ICONRAM Address Mapping ...

Page 31

... This device is not radiation protected. SOLOMON Value Unit -0.3 to +4.0V V -0.3 to +6. -0 +0.3 DD -30 to +85 °C -65 to +150 °C be constrained to the range V SS < < out DD. . SSD1801 Series Rev 1 1 01/2003 30 ...

Page 32

... Logic Output Tri-state Current Drain Source Logic Input Current Logic Pins Input Capacitance IN 31 SSD1801 Series Rev 1.1 01/2003 Test Condition Min (Absolute value referenced to DVss and AVss) VDD = 3V 25°C VLCD = 5.8V without load No access from MPU VDD = 3V 25°C ...

Page 33

... Symbol Parameter Vref Voltage regulator reference voltage Vext External voltage reference SOLOMON Test Condition Min 1.94 1.2 . Rev 1 1 01/2003 Typ Max Unit 2 2. VDD V 32 SSD1801 Series ...

Page 34

... Low Pulse Width (read Low Pulse Width (write High Pulse Width (read High Pulse Width (write) t Rise Time R t Fall Time F 33 SSD1801 Series Rev 1.1 01/2003 Test Condition Min Internal Oscillator 67.5 ° 3V Typ Max Unit 75 ...

Page 35

... Figure 20 – 6800-series MCU Parallel Interface Waveform SOLOMON . SSD1801 Series Rev 1 1 01/2003 34 ...

Page 36

... Low Pulse Width (read) PW WRL WR Low Pulse Width (write) WR High Pulse Width (read) PW WRH WR High Pulse Width (write) t Rise Time R t Fall Time F Figure 21 – 8080-series MCU Parallel Interface Waveform 35 SSD1801 Series Rev 1.1 01/2003 Min Typ Max Unit 650 - - ...

Page 37

... Clock Low Time CLKL t Clock High Time CLKH t Rise Time R t Fall Time F Figure 22 – Serial Interface Characteristics SOLOMON Min Typ Max 1000 - - 300 - - 150 - - 700 - - 300 - - 300 - - - - SSD1801 Series Rev 1 1 01/2003 Unit ...

Page 38

... DISPLAY PANEL SIZE ICON LINE SEG0…………………………………………………………SEG79 SSD1801 IC 24 MUX (DIE FACE IP) DVDD VL2 VL3 VL4 VL5 VL6 AVDD VDD=3 ...

Page 39

... COM0 COM1 : : COM6 COM7 : : COM16 COM17 COM18 COM19 COM19 COM18 COM17 COM16 COM7 COM6 COM5 : : COM0 COMI0 DVDD VL2 VL3 VL4 VL5 VL6 VF AVDD R2 R1 VDD = 3.0V AVSS Remarks : R1 and R2 = 500K-2.5M ohms /DV = 3.0V and V (LCD driving DD DD LCD . SSD1801 Series Rev 1 1 01/2003 38 ...

Page 40

... DISPLAY PANEL SIZE ICON LINE SEG0…………………………………………………………SEG79 SSD1801 IC 24 MUX (DIE FACE IP) VOUT C1N C1P C2N C2P ...

Page 41

... Data writing (RAM clear) (DDRAM=20h, CG/ICONRAM=00h) Command Input 7. Display control (turns on the display) (There is an auto mask off period ~ 260ms) End of initialization Figure 26 - Recommended INITIALIZING of SSD1801 SOLOMON Power On SS NOTE: At instructions 1-6, the minimum clock cycle time is 650ns for PPI. For details, pls refer to the SSD1801 datasheet “ ...

Page 42

... Solomon Systech was negligent regarding the design or manufacture of the part. 41 SSD1801 Series Rev 1.1 01/2003 SOLOMON ...