SPC8106 S-MOS Systems, SPC8106 Datasheet - Page 114
SPC8106
Manufacturer Part Number
SPC8106
Description
LCD/CRT VGA CONTROLLER
Manufacturer
S-MOS Systems
Datasheet
1.SPC8106.pdf
(432 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SPC8106F0C
Manufacturer:
EPSON
Quantity:
912
Company:
Part Number:
SPC8106FOB
Manufacturer:
EPSON
Quantity:
430
Company:
Part Number:
SPC8106FOC
Manufacturer:
OMRON
Quantity:
2 000
- Current page: 114 of 432
- Download datasheet (2Mb)
Power Save Mode 2 has two states. Initially when Power Save Mode 2 is set, the chip enters
State 1. If no display memory read or write is detected for about two horizontal lines (approxi-
mately 63.5 s), the chip enters State 2. If a display memory read or write is requested while in
State 2, the chip returns to State 1 to service the display memory access within 3 clock periods of
the active CLKI input clock.
State 1
State 2
Hardware Functional Specification
SP1-72
Software Power Save Mode 2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
No video display accesses to display memory.
Sequencer is dedicated to CPU accesses to/from display memory.
Display memory refresh is maintained and is generated from the active CLKI input (28 MHz for LCD, 25 MHz
or 28 MHz for CRT). Refresh rate can be selected: 64 kHz or 8 kHz, (for 256 cycle/4 ms, or 256 cycle/32 ms
DRAM, respectively).
I/O read/write of all registers is allowed.
LCDPWR# and IREFEN# signals forced high.
LCD and TFT interface output signals tri-stated or forced low, depending on the state of the LCD Signal PS
Mode bit in LCD Support Register 1, AUX[02] bit 1.
If CRT display enabled, CRT and RAMDAC interface signals forced low (except DACRD# and DACWR#
which remain active).
No video display accesses to display memory.
No CPU accesses to/from display memory.
Sequencer is halted.
Display memory refresh is maintained and is generated from the active CLKI input (28 MHz for LCD, 25 MHz
or 28 MHz for CRT). Refresh rate can be selected: 64 kHz or 8 kHz, (for 256 cycle/4 ms, or 256 cycle/32 ms
DRAM, respectively).
I/O read/write of all registers is allowed.
LCDPWR# and IREFEN# signals forced high.
LCD and TFT interface output signals tri-stated or forced low, depending on the state of the LCD Signal PS
Mode bit in LCD Support Register 1, AUX[02] bit 1.
If CRT display enabled, CRT and RAMDAC interface signals forced low (except DACRD# and DACWR#
which remain active).
S-MOS Systems, Inc. • Tel: (408) 922-0200 • Fax: (408) 922-0238 • http://www.smos.com
X12-SP-001-07
411-1.0
SPC8106
Related parts for SPC8106
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CMOS 256K-Bit Static RAM
Manufacturer:
S-MOS Systems
Datasheet:
Part Number:
Description:
VGA LCD CONTROLLER
Manufacturer:
S-MOS Systems
Datasheet:
Part Number:
Description:
CMOS 256K-Bit Static RAM
Manufacturer:
S-MOS Systems
Datasheet: