a1240a-pg132b Actel Corporation, a1240a-pg132b Datasheet - Page 27

• Manufacturer Part Number: a1240a-pg132b
• Description: Hirel Fpgas
• Manufacturer: Actel Corporation

A 12 40 A Ti m i ng Ch a r ac t e r i s t i cs
(W or st -C as e M il it ar y Cond it ion s, V
Parameter
Logic Module Propagation Delays
t
t
t
t
Logic Module Predicted Routing Delays
t
t
t
t
t
Logic Module Sequential Timing
t
t
t
t
t
t
t
t
t
t
t
f
Notes:
1.
2.
3.
4.
PD1
CO
GO
RS
RD1
RD2
RD3
RD4
RD8
SUD
HD
SUENA
HENA
WCLKA
WASYN
A
INH
INSU
OUTH
OUTSU
MAX
For dual-module macros, use t
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.
Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from
the DirectTime Analyzer utility.
Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold
timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input
subtracts (adds) to the internal setup (hold) time.
Description
Single Module
Sequential Clk to Q
Latch G to Q
Flip-Flop (Latch) Reset to Q
FO=1 Routing Delay
FO=2 Routing Delay
FO=3 Routing Delay
FO=4 Routing Delay
FO=8 Routing Delay
Flip-Flop (Latch) Data Input Setup
Flip-Flop (Latch) Data Input Hold
Flip-Flop (Latch) Enable Setup
Flip-Flop (Latch) Enable Hold
Flip-Flop (Latch) Clock Active Pulse
Width
Flip-Flop (Latch) Asynchronous Pulse
Width
Flip-Flop Clock Input Period
Input Buffer Latch Hold
Input Buffer Latch Setup
Output Buffer Latch Hold
Output Buffer Latch Setup
Flip-Flop (Latch) Clock Frequency
PD1
+ t
3, 4
1
RD1
+ t
2
PDn
, t
C C
CO
+ t
= 4.5 V, T
RD1
+ t
PDn
, or t
J
Min.
14.8
–3.5
= 1 25° C)
0.0
0.5
1.3
0.0
7.4
7.4
2.5
0.0
0.5
PD1
‘–1’ Speed
+ t
RD1
+ t
SUD
Max.
5.2
5.2
5.2
5.2
1.9
2.4
3.1
4.3
6.6
63
, whichever is appropriate.
Min.
18.6
–3.5
0.5
0.0
1.3
0.0
8.1
8.1
2.5
0.0
0.5
‘Std’ Speed
Max.
6.1
6.1
6.1
6.1
2.2
2.8
3.7
5.0
7.7
54
H iR e l F PG A s
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
27