si4330 Silicon Laboratories, si4330 Datasheet - Page 43
![no-image](/images/no-image-200.jpg)
si4330
Manufacturer Part Number
si4330
Description
Si4330 Ism Receiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4330.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4330-A0-FM
Manufacturer:
SILICON
Quantity:
740
Part Number:
si4330-A0-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
si4330-B1-FM-02T
Manufacturer:
SILICON
Quantity:
112
Company:
Part Number:
si4330-B1-FMR
Manufacturer:
HIROSE
Quantity:
3 200
Part Number:
si4330-B1-FMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4330BDY-T1-GE3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
464
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
30 000
The clock recovery oversampling rate is set via rxosr[10:0] in "Register 20h. Clock Recovery Oversampling Rate"
and "Register 21h. Clock Recovery Offset 2".
ndec_exp and dwn3_bypass together with the receive data rate (Rb) are used to calculate rxosr:
Where: Rb is in kbps and enmanch is the Manchester Coding parameter. The resulting rxdr[10:0] value should be
rounded to an integer hexadecimal number.
The clock recovery offset ncoff[19:0] in "Register 21h. Clock Recovery Offset 2", "Register 22h. Clock Recovery
Offset 1", and "Register 23h. Clock Recovery Offset 0" is calculated as follows:
Where: Rb is in kbps.
The clock recovery gain crgain[10:0] in "Register 24h. Clock Recovery Timing Loop Gain 1" and "Register 25h.
Clock Recovery Timing Loop Gain 0" is calculated as follows:
ncoff
rxosr
Rb(1+ enmanch) [kbps]
Min
40
0
1
2
3
8
Table 18. ndec[2:0] Settings
Rb
2
500
500
ndec
crgain
Preliminary Rev 0.2
1 (
_
exp
1
1
enmanch
3
2
2
2
Max
Rb
40
65
1
2
3
8
dwn
dwn
rxosr
2
1 (
)
16
3
3
_
_
2
enmanch
bypass
20
bypass
ndec[2:0]
ndec
_
exp
5
4
3
2
1
0
)
Si4330
43