si4330 Silicon Laboratories, si4330 Datasheet - Page 82
![no-image](/images/no-image-200.jpg)
si4330
Manufacturer Part Number
si4330
Description
Si4330 Ism Receiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4330.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4330-A0-FM
Manufacturer:
SILICON
Quantity:
740
Part Number:
si4330-A0-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
si4330-B1-FM-02T
Manufacturer:
SILICON
Quantity:
112
Company:
Part Number:
si4330-B1-FMR
Manufacturer:
HIROSE
Quantity:
3 200
Part Number:
si4330-B1-FMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4330BDY-T1-GE3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
464
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
30 000
Register 0Bh. GPIO Configuration 0
Si4330
Reset value = 00000000
82
Name
Type
Bit
7:6
4:0
Bit
5
gpiodrv0[1:0] GPIO Driving Capability Setting.
gpio0[4:0]
Name
pup0
D7
gpiodrv0[1:0]
R/W
Pullup Resistor Enable on GPIO0.
When set to 1 the a 200 kresistor is connected internally between VDD and the pin if the
GPIO is configured as a digital input.
GPIO0 pin Function Select.
00000:
00001:
00010:
00011:
00100:
00101:
00110:
00111:
01000:
01001:
01010:
01011:
01100:
01101:
01110:
01111:
10000:
10001:
10010:
10011:
10100:
10101:
10110:
10111:
11000:
11001:
11010:
11011:
11100:
11101:
else :
D6
Power-On-Reset (output)
Wake-Up Timer: 1 when WUT has expired (output)
Low Battery Detect: 1 when battery is below threshold setting (output)
Direct Digital Input
External Interrupt, falling edge (input)
External Interrupt, rising edge (input)
External Interrupt, state change (input)
ADC Analog Input
Reserved (Analog Test N Input)
Reserved (Analog Test P Input)
Direct Digital Output
Reserved (Digital Test Output)
Reserved (Analog Test N Output)
Reserved (Analog Test P Output)
Reference Voltage (output)
RX Data CLK output to be used in conjunction with RX Data pin (output)
Reserved
External Retransmission Request (input)
Reserved
Reserved
RX Data (output)
RX State (output)
RX FIFO Almost Full (output)
Antenna 1 Switch used for antenna diversity (output)
Antenna 2 Switch used for antenna diversity (output)
Valid Preamble Detected (output)
Invalid Preamble Detected (output)
Sync Word Detected (output)
Clear Channel Assessment (output)
VDD
GND
pup0
R/W
D5
Preliminary Rev 0.2
D4
Function
D3
gpio0[4:0]
R/W
D2
D1
D0