si4330 Silicon Laboratories, si4330 Datasheet - Page 95
![no-image](/images/no-image-200.jpg)
si4330
Manufacturer Part Number
si4330
Description
Si4330 Ism Receiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4330.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4330-A0-FM
Manufacturer:
SILICON
Quantity:
740
Part Number:
si4330-A0-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
si4330-B1-FM-02T
Manufacturer:
SILICON
Quantity:
112
Company:
Part Number:
si4330-B1-FMR
Manufacturer:
HIROSE
Quantity:
3 200
Part Number:
si4330-B1-FMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si4330BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4330BDY-T1-GE3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
464
Company:
Part Number:
si4330DY-T1-E3
Manufacturer:
VISHAY
Quantity:
30 000
Register 20h. Clock Recovery Oversampling Rate
Reset value = 01100100
The oversampling rate can be calculated as rxosr = 500 kHz/(2
dwn3_bypass values found at Address: 1Ch – IF Filter Bandwidth register together with the receive data rate (Rb)
are the parameters needed to calculate rxosr:
The Rb unit used in this equation is in kbps. The enmanch is the Manchester Coding parameter (see Reg. 70h,
enmach is 1 when Manchester coding is enabled, enmanch is 0 when disabled). The number found in the equation
should be rounded to an integer. The integer can be translated to a hexadecimal.
For optimal modem performance it is recommended to set the rxosr to at least 8. A higher rxosr can be obtained by
choosing a lower value for ndec_exp or enable dwn3_bypass. A correction in filset might be needed to correct the
channel select bandwidth to the desired value. Note that when ndec_exp or dwn3_bypass are changed the related
parameters (rxosr, ncoff and crgain) need to be updated.
Name
Type
Bit
7:0
Bit
rxosr[7:0]
Name
D7
Oversampling Rate.
3 LSBs are the fraction, default = 0110 0100 = 12.5 clock cycles per data bit
D6
rxosr
D5
2
500
ndec
Preliminary Rev 0.2
_
exp
1
D4
3
2
rxosr[7:0]
Rb
R/W
dwn
1 (
Function
3
_
D3
enmanch
bypass
ndec_exp
)
x RX_DR). The ndec_exp and the
D2
D1
Si4330
D0
95