cs4412a Cirrus Logic, Inc., cs4412a Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/1/142/cirrus_logic__inc__sml.jpg)
cs4412a
Manufacturer Part Number
cs4412a
Description
30w Quad Half-bridge Digital Amplifier Power Stage
Manufacturer
Cirrus Logic, Inc.
Datasheet
1.CS4412A.pdf
(24 pages)
DS786A2
1. PIN DESCRIPTION
CNFG0
CNFG1
CNFG2
IN1
IN2
IN3
IN4
RST12
RST34
LVD
VD_REG
VD
OCREF
Pin Name
Pin #
46
11
12
21
1
2
3
4
5
6
7
8
9
VD_REG
CNFG0
CNFG1
CNFG2
RST12
GND
LVD
Out Configuration Select (Input) - Used to set the PWM output configuration mode. See
Mode Configuration” on page
PWM Input (Input) - Logic-level switching inputs from a PWM modulator.
Reset Input (Input) - Reset inputs for channels 1/2 and 3/4, respectively. Active low.
VD Voltage Level Indicator (Input) - Identifies the voltage level attached to VD. When applying
5.0 V to VD, LVD must be connected to VD. When applying 2.5 V or 3.3 V to VD, LVD must be
GND.
Core Digital Power (Output) - Internally generated low voltage power supply for digital logic.
Digital Power (Input) - Positive power supply for the internal regulators and digital I/O.
Over-current Reference (Input) - Sets over-current trigger level. Connect pin through a resistor
to GND. See
ing.
IN1
IN2
IN3
IN4
VD
10
11
12
1
2
3
4
5
6
7
8
9
13
48
“Device Protection and Error Reporting” on page
47
14
46
15
45
16
Top-Down (Through Package) View
17
44
Thermal Pad
48-Pin QFN Package
15.
43
18
42
19
Pin Description
41
20
40
21
39
22
38
23
37
24
19. This pin should not be left float-
36
35
34
33
32
31
30
29
28
27
26
25
VP
OUT1
PGND
PGND
OUT2
VP
VP
OUT3
PGND
PGND
OUT4
VP
CS4412A
“Output
3