ad7888ar-reel Analog Devices, Inc., ad7888ar-reel Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
ad7888ar-reel
Manufacturer Part Number
ad7888ar-reel
Description
2.7v To 5.25 V Micropower 8-channel 125 Ksps 12-bit Adc In 16-lead Tssop
Manufacturer
Analog Devices, Inc.
Datasheet
1.AD7888AR-REEL.pdf
(16 pages)
AD7888–SPECIFICATIONS
otherwise noted; f
Parameter
DYNAMIC PERFORMANCE
DC ACCURACY
ANALOG INPUT
REFERENCE INPUT/OUTPUT
LOGIC INPUTS
LOGIC OUTPUTS
CONVERSION RATE
Signal to Noise + Distortion Ratio
Total Harmonic Distortion
Peak Harmonic or Spurious Noise
Intermodulation Distortion
Full Power Bandwidth
Resolution
Integral Nonlinearity
Differential Nonlinearity
Offset Error
Offset Error Match
Gain Error
Gain Error Match
Input Voltage Ranges
Leakage Current
Input Capacitance
REFIN Input Voltage Range
Input Impedance
REFOUT Output Voltage
REFOUT Tempco
Input High Voltage, V
Input Low Voltage, V
Input Current, I
Input Capacitance, C
Output High Voltage, V
Output Low Voltage, V
Floating-State Leakage Current
Floating-State Output Capacitance
Output Coding
Throughput Time
Track/Hold Acquisition Time
Conversion Time
Second Order Terms
Third Order Terms
Channel-to-Channel Isolation
2
IN
SCLK
2
2
2
= 2 MHz (V
IN
INL
INH
4
OL
OH
2
2
2
(THD)
(IMD)
2
2
2, 3
DD
2
5
= 2.7 V to 5.25 V); T
(SNR) 71
12
A Version
–80
–80
–78
–78
–80
2.5
± 2
± 2
± 6
± 4.5
2
± 2
3
0 to V
± 1
38
4
2.5/V
5
2.45/2.55
± 50
2.4
2.1
0.8
± 10
10
V
0.4
± 10
10
16
1.5
14.5
Straight (Natural) Binary
DD
– 0.5
DD
REF
1
A
= T
71
–80
–80
–78
–78
–80
12
2.4
2.1
0.8
10
0.4
10
16
1.5
B Version
2.5
± 1
–1/+1.5
± 6
± 4.5
2
± 2
3
0 to V
± 1
38
4
2.5/V
5
2.45/2.55
± 50
± 10
V
± 10
14.5
(V
DD
DD
MIN
– 0.5
= 2.7 V to 5.25 V, REFIN/REFOUT = 2.5 V External/Internal Reference unless
DD
REF
to T
1
MAX
, unless otherwise noted.)
Unit
dB typ
dB typ
dB typ
dB typ
dB typ
dB typ
MHz typ
Bits
LSB max
LSB max
LSB max
LSB max
LSB typ
LSB max
LSB max
Volts
µA max
pF typ
pF typ
V min/max
kΩ typ
V min/max
ppm/°C typ
V min
V min
V max
µA max
pF max
V min
V max
µA max
pF max
SCLK Cycles
SCLK Cycles
SCLK Cycles
Test Condition/Comment
f
f
f
fa = 9.983 kHz, fb = 10.05 kHz, f
fa = 9.983 kHz, fb = 10.05 kHz, f
f
@ 3 dB
Any Channel
Guaranteed No Missed Codes to 11 Bits (A Grade)
Guaranteed No Missed Codes to 12 Bits (B Grade)
V
V
Typically 30 LSB with Internal Reference
When in Track
When in Hold
Functional from 1.2 V
Very High Impedance If Internal Reference Disabled
V
V
V
Typically 10 nA, V
I
V
I
Conversion Time + Acquisition Time. 125 kSPS with
2 MHz Clock
7.25 µs (2 MHz Clock)
IN
IN
IN
IN
SOURCE
SINK
DD
DD
DD
DD
DD
DD
= 10 kHz Sine Wave, f
= 10 kHz Sine Wave, f
= 10 kHz Sine Wave, f
= 25 kHz
= 4.75 V to 5.25 V (Typically ± 3 LSB)
= 2.7 V to 3.6 V (Typically ± 2 LSB)
= 4.75 V to 5.25 V
= 2.7 V to 3.6 V
= 2.7 V to 5.25 V
= 2.7 V to 5.25 V
= 200 µA
= 200 µA
IN
= 0 V or V
SAMPLE
SAMPLE
SAMPLE
DD
= 125 kSPS
= 125 kSPS
= 125 kSPS
SAMPLE
SAMPLE
= 125 kSPS
= 125 kSPS