ad73311 Analog Devices, Inc., ad73311 Datasheet - Page 28

no-image

ad73311

Manufacturer Part Number
ad73311
Description
Low Cost, Low Power Cmos General Purpose Analog Front End
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ad73311AR
Manufacturer:
AD
Quantity:
9
Part Number:
ad73311AR
Quantity:
1
Part Number:
ad73311AR
Manufacturer:
ST
0
Part Number:
ad73311AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311AR-REEL
Manufacturer:
AD
Quantity:
4 960
Part Number:
ad73311ARS
Manufacturer:
ST
0
Part Number:
ad73311ARSZ
Quantity:
2 173
Part Number:
ad73311ARSZ
Manufacturer:
ST
0
Part Number:
ad73311ARSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARSZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARZ
Manufacturer:
AD
Quantity:
8 944
Part Number:
ad73311ARZ
Quantity:
2 304
Part Number:
ad73311ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARZ-REEL
Manufacturer:
AD
Quantity:
7 014
AD73311
APPENDIX A
Programming a Single AD73311 for Data Mode Operation
This section describes a typical sequence in programming a
single codec to operate in normal DATA mode. It details the
control (program) words that are sent to the device to configure
its internal registers and shows the typical output data received
during both program and data modes. The device is connected
in Frame Sync Loop-Back Mode (see Figure 13), which forces
an input word from the DSP’s Tx Reg each time the codec
outputs a word via the SDO/SDOFS lines. In Step 1, the part
has just been reset and on the first output event the codec pre-
sents an invalid output word
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
STEP 6
STEP 7
STEP 8
*ADC SAMPLES DURING PROGRAM MODE ARE INVALID.
1 0 000 000 00000001
1 0 000 001 00000011
1 0 000 010 00000001
1 0 000 010 00000001
1 0 000 000 00000001
0111 1111 1111 1111
0111 1111 1111 1111
0111 1111 1111 1111
CONTROL WORD 1
CONTROL WORD 1
CONTROL WORD 1
CONTROL WORD 1
CONTROL WORD 1
1
. The DSP’s Tx Reg contains a
DAC WORD 1
DAC WORD 1
DAC WORD 1
DSP TX REG
DSP TX REG
DSP TX REG
DSP TX REG
DSP TX REG
DSP TX REG
DSP TX REG
DSP TX REG
1 0 000 001 00000011
1 0 000 010 00000001
1 0 000 000 00000001
CONTROL WORD 1
CONTROL WORD 1
1011 1010 0000 0001
CONTROL WORD 1
0000 0000 0000 0000
1011 1001 0000 0011
1000 0000 0000 0000
0111 1111 1111 1111
ADC WORD 1 *
DAC WORD 1
ADC WORD 1 *
ADC WORD 1
ADC WORD 1 *
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
DEVICE 1
control word that programs CRB with the data word 0x03. In
Step 2, the control word from the DSP’s Tx Reg has been sent
to the codec’s SPORT and the output word has been received
by the DSP’s Rx Reg. In Steps 3 and 4, register CRC is pro-
grammed with 0x01, which powers up the analog section. In
Steps 5 and 6, the codec is put into programming mode by
setting the PGM/DATA bit of CRA. In Step 7, the output word
from the device is now a valid ADC word as the device has been
programmed into data mode. Note also that the codec now
expects DAC data to be sent to it and will interpret any data
from the DSP to be 16-bit DAC data.
NOTE
1
Data output by the codec in program mode is invalid and should not be inter-
preted as ADC data. The only exception to this is output caused by register
reads or CEE being enabled on control word writes.
XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX
0000 0000 0000 0000
1011 1001 0000 0011
1011 1010 0000 0001
1000 0000 0000 0000
ADC WORD 1 *
ADC WORD 1 *
DON'T CARE
DON'T CARE
ADC WORD 1
DSP RX REG
DSP RX REG
ADC WORD 1 *
DSP RX REG
DSP RX REG
DON'T CARE
DSP RX REG
DSP RX REG
DON'T CARE
DSP RX REG
DSP RX REG

Related parts for ad73311