mt46h16m16lf Micron Semiconductor Products, mt46h16m16lf Datasheet - Page 49
![no-image](/images/no-image-200.jpg)
mt46h16m16lf
Manufacturer Part Number
mt46h16m16lf
Description
256mb X16, X32 Mobile Ddr Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT46H16M16LF.pdf
(79 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mt46h16m16lfBF
Manufacturer:
Intersil
Quantity:
900
Company:
Part Number:
mt46h16m16lfBF-5 IT:H
Manufacturer:
MICRON
Quantity:
4 000
Company:
Part Number:
mt46h16m16lfBF-5 IT:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h16m16lfBF-5 IT:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h16m16lfBF-5:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h16m16lfBF-5:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt46h16m16lfBF-5IT:H
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
mt46h16m16lfBF-6
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h16m16lfBF-6 ES:H
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt46h16m16lfBF-6 IT
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
mt46h16m16lfBF-6 IT H
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h16m16lfBF-6 IT:H
Manufacturer:
MICRON
Quantity:
6 552
Company:
Part Number:
mt46h16m16lfBF-6 ITH
Manufacturer:
MICRON
Quantity:
120
Deep Power-Down (DPD)
Figure 34:
PDF: 09005aef82091978 / Source: 09005aef8209195b
MT46H16M16LF__2.fm - Rev. H 3/08 EN
Deep Power-Down Command
Deep power-down is an operating mode used to achieve maximum power reduction by
eliminating the power of the memory array. Data will not be retained when the device
enters deep power-down mode.
Before entering DPD mode, the DRAM must be in all banks idle state with no activity on
the data bus (
with RAS# and CAS# HIGH at the rising edge of the clock, while CKE is LOW. CKE must
be held LOW to maintain DPD mode. The clock must be stable prior to exiting DPD
mode. This mode is exited by asserting CKE HIGH with either a NOP or DESELECT
command present on the command bus. Upon exit from DPD mode, 200µs of valid
clocks either with a NOP or DESELECT command present on the command bus are
required, and a PRECHARGE ALL command and a full DRAM initialization sequence are
required.
BA0, BA1
A0–A12
RAS#
CAS#
WE#
CKE
CS#
t
RP time must be met). This mode is entered by holding CS# and WE# LOW
Don’t Care
49
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb: x16, x32 Mobile DDR SDRAM
©2005 Micron Technology, Inc. All rights reserved.
Operations