hd74alvc162834 Renesas Electronics Corporation., hd74alvc162834 Datasheet
hd74alvc162834
Related parts for hd74alvc162834
hd74alvc162834 Summary of contents
Page 1
... Inverted Latch Enable Description The HD74ALVC162834 is an 18-bit universal bus driver designed for 2 3 Data flow from controlled by the output enable (OE). The device operates in the transparent mode when the latch enable (LE) is low. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level ...
Page 2
... HD74ALVC162834 Function Table Inputs High level L : Low level X : Immaterial Z : High impedance : Low to high transition Note: 1. Output level before the indicated steady-state input conditions were established. 2 CLK Output ...
Page 3
... GND Y10 15 16 Y11 Y12 17 GND 18 Y13 19 Y14 20 21 Y15 Y16 23 Y17 24 GND 25 26 Y18 HD74ALVC162834 56 GND GND GND A10 41 A11 A12 40 39 ...
Page 4
... HD74ALVC162834 Absolute Maximum Ratings Item Symbol Supply voltage range V *1 Input voltage range V *1, 2 Output voltage range V Input clamp current I IK Output clamp current I OK Continuous output current GND current / pin Maximum power dissipation (in still air) ...
Page 5
... Logic Diagram CLK HD74ALVC162834 1D C1 CLK To seventeen other channels ...
Page 6
... HD74ALVC162834 Electrical Characteristics Item Symbol V CC Input voltage V 2.3 to 2.7 IH 2.7 to 3.6 V 2.3 to 2.7 IL 2.7 to 3.6 Output voltage V 2.3 to 3.6 OH 2.3 2.3 3.0 2.7 3.0 V 2.3 to 3.6 OL 2.3 2.3 3.0 2.7 3.0 Input current I 3.6 IN Off state output current I 3.6 OZ Quiescent supply current I 3 3 – (V) Min Max Unit Test Conditions 1.7 — V 2.0 — ...
Page 7
... HD74ALVC162834 From (Input) To (Output CLK Control inputs Data inputs Y ports 7 ...
Page 8
... HD74ALVC162834 Switching Characteristics (Ta = – (cont) Item Symbol V Setup time t 2.5 0.2 su 2.7 3.3 0.3 2.5 0.2 2.7 3.3 0.3 2.5 0.2 2.7 3.3 0.3 Hold time t 2.5 0.2 h 2.7 3.3 0.3 2.5 0.2 2.7 3.3 0.3 Pulse width t 2.5 0.2 w 2.7 3.3 0.3 2.5 0.2 2.7 3.3 0.3 Switching Characteristics ( Item Symbol V *1 Propagation =0pF L PLH PHL delay time C =50pF =0pF L C =50pF L * =50pF L SSO Output rise / ...
Page 9
... V Unit Test Conditions CC CC Typ Typ 22.0 24.5 pd 5.0 6.0 See under table 500 S1 OPEN GND 500 Load Circuit for Outputs Vcc=2.7V, Symbol Vcc=2.5 0.2V 3.3 0. PLH PHL OPEN OPEN GND GND 6 HD74ALVC162834 MHz L 9 ...
Page 10
... HD74ALVC162834 Waveforms – Input V ref 10 % Output Waveforms – 2 Timing Input V Data Input V Input ref PHL PLH V ref ref ref ref ref ref V IH GND ref GND V IH ...
Page 11
... ref ref TEST ref V ref1 V ref2 V OH1 V OL1 2.0 ns, t 2.0 ns 2.5 0 2.5 ns, t 2.5 ns 2.7 V, 3.3 0 HD74ALVC162834 V IH GND V OH1 V ref1 ref2 V OL1 Vcc=2.7V, Vcc=2.5 0.2V 3.3 0. 1 +0. +0 –0. –0.3 V ...
Page 12
... HD74ALVC162834 IV Characteristics for Register Output (Measured value) 0.0 0.5 0 -10 -20 -30 -40 -50 -60 -70 -80 0.0 0.5 0 -20 -40 -60 -80 -100 12 Weak condition HIGH Vcc = 3. (V) OH 1.0 1.5 2.0 2.5 Strong condition HIGH Vcc = 3. (V) OH 1.0 1.5 2.0 2.5 3.0 3.5 3.0 3.5 ...
Page 13
... Weak condition LOW Vcc = 3. 0.0 0.5 1.0 1.5 V Strong condition LOW Vcc = 3. 100 0.0 0.5 1.0 1.5 V HD74ALVC162834 2.0 2.5 3.0 3.5 (V) OL 2.0 2.5 3.0 3.5 ( ...
Page 14
... HD74ALVC162834 Package Dimensions +0.3 14.00 –0 0.50 +0.1 0.08 0.20 –0.05 0.40 Max 0. 8.10 0.3 Hitachi code EIAJ code JEDEC code Unit : mm 10 Max 0.50 0.1 TTP-56D — — ...
Page 15
... Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 HD74ALVC162834 Hitachi Asia Pte. Ltd. Hitachi Asia (Hong Kong) Ltd. 16 Collyer Quay #20-00 Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Hitachi Tower ...