hd74cdc2510b Renesas Electronics Corporation., hd74cdc2510b Datasheet
hd74cdc2510b
Available stocks
Related parts for hd74cdc2510b
hd74cdc2510b Summary of contents
Page 1
... Unlike many products containing PLLs, the HD74CDC2510B does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuitry, HD74CDC2510B requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals ...
Page 2
... HD74CDC2510B Function Table CLK High level L : Low level X : Immaterial Pin Arrangement AGND V CC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 FBOUT (0: ...
Page 3
... CC GND P 0 –65 to +150 C stg 3.0 — 3.6 2.0 — — — — 0.8 0 — — — –12 — — — 85 HD74CDC2510B Conditions V < < > Unit Conditions ...
Page 4
... HD74CDC2510B Logic Diagram CLK 13 FBIN PLL 3 1Y0 4 1Y1 5 1Y2 8 1Y3 9 1Y4 15 1Y5 16 1Y6 17 1Y7 20 1Y8 21 1Y9 12 FBOUT ...
Page 5
... Ground Ground Description Clock input. CLK provides the clock signal to be distributed by the HD74CDC2510B clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal ...
Page 6
... HD74CDC2510B Electrical Characteristics Symbol Min Input clamp voltage V — IK Output voltage V V –0 2.1 2.4 V — OL — — Input current I — IN Quiescent supply I — current I — Input capacitance C — IN Output capacitance C — O Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions ...
Page 7
... P– Unit 50 125 MHz — HD74CDC2510B From (Input) To (Output) 66 MHz < FBIN CLKIN 100 MHz Any Y or FBOUT Any Y or FBOUT F (clkin = Any Y or 100 MHz) FBOUT F (clkin = Any 100 MHz) FBOUT Any Y or ...
Page 8
... HD74CDC2510B Test Circuit From output under test Note includes probe and jig capacitance. L Waveforms – 1 Input 50% V Output 50% V (=FBOUT) Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR MHz 1.2 ns The outputs are measured one at a time with one transition per measurement. ...
Page 9
... Waveforms – 2 CLKIN t phase error FBIN FBOUT t sk (o) Any Y Any (o) Any Y HD74CDC2510B 9 ...
Page 10
... HD74CDC2510B Package Dimensions 7.80 8.10 Max 0.65 +0.08 0.22 –0.07 0.13 M 0.20 0.06 0.65 Max 0.10 Dimension including the plating thickness Base material dimension 10 1.0 6.4 0.2 0 – 8 0.5 0.1 Hitachi Code TTP-24DB JEDEC — EIAJ — Weight (reference value) 0.08 g Unit : mm ...
Page 11
... Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 HD74CDC2510B Hitachi Asia Pte. Ltd. Hitachi Asia (Hong Kong) Ltd. 16 Collyer Quay #20-00 Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Hitachi Tower ...