saa7500 NXP Semiconductors, saa7500 Datasheet
saa7500
Related parts for saa7500
saa7500 Summary of contents
Page 1
... DATA SHEET SAA7500 Digital satellite radio broadcasting tuner decoder (SAT-2) Product specification File under Integrated Circuits, IC01 INTEGRATED CIRCUITS September 1989 ...
Page 2
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) GENERAL DESCRIPTION The SAA7500 performs a decoder function for digital satellite sound broadcasting tuners designed to decode one of 16 stereo channels broadcasting audio signals in accordance with the German standard - Technische Richtlinie ARD/ZDF Nr. 3R1. ...
Page 3
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) September 1989 3 Product specification SAA7500 ...
Page 4
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) PINNING Fig.2 Pinning diagram; for pin functions see next page. September 1989 4 Product specification SAA7500 ...
Page 5
... MHz clock output. concealment flag (for SAA7220P/C). audio data (for SAA7220P/C). bit clock (for SAA7220P/C). word select signal (for SAA7220P/C). mute signal (for SAA7220P/C). data output for testing. data output for testing. 5 Product specification SAA7500 DESCRIPTION ...
Page 6
... Mbit/s interface. 10.24 MHz clock output. not connected. 10.24 Mbit/s data input. ground (screen). 10.24 Mbit/s data input. master reset. control input for testing. control input for testing. control input for testing and mode select for 10.24 Mbit/s interface. power supply. 6 Product specification SAA7500 DESCRIPTION ...
Page 7
... When under the control of a microcomputer, the SAA7500 transmits serial data to the microcomputer on the type of programme (16 stereo or 32 mono). The corresponding synchronization of the subframe is partly performed by the SAA7500 (every 2 ms) and at a higher level by the microcomputer (every 16 ms). The SAA7500 also sends to the microcomputer, programme information code data together with its clock and window signal. ...
Page 8
... Subsequently the error check and the correction of a maximum of two errors is carried out. The SAA7500 contains the synchronization word detection and error check for the subframe synchronization word with its repetition time of 2 ms. The programme type evaluation with its superior synchronization has to be performed external to the chip, for example microcomputer. For this purpose data is available in 8-bit blocks at a serial interface (INTR, PAUP and TUP ...
Page 9
... Digital-to-analogue conversion and interfaces The SAA7500 enables different DAC systems to be used. For control of the SAA7220P/C and TDA1541 a 2.5 external divider must be connected to the 20.48 MHz clock signal to produce the required 8.192 MHz clock signal. A serial interface is built in with the following outputs: bit clock (AWT), word select (AWR) and audio data (AWD). ...
Page 10
... PROGRAMME NO Table 10 Concealment pin Table 11 Mute pin SYNCHRONIZATION Table 12 Interrupt pin DATA ASC/BSC 10 Product specification M2N M1N CHANNEL MODE 0 mono (1 1 mono R(2) 0 mono L(1) 1 stereo ACM no yes AMUN yes no INTR INTERRUPT no yes SAA7500 2) FUNCTION MUTE ...
Page 11
... The PLCC-68 package can only be guaranteed with soldering temperatures maximum of 235 C. September 1989 SYMBOL MIN tot T 25 amb T 55 stg 11 Product specification SAA7500 MAX. UNIT 7 +0 500 mW +85 C +150 C ...
Page 12
... all outputs open Product specification MIN. TYP. 4.5 5.5 12.5 50 0 0.8 2 0 100 0.5 4.0 SAA7500 MAX. UNIT ...
Page 13
... LPH t ADH Fig.7 f AWT t SAMP Fig.8 f PITN t PITN t PIFH t ZI Fig.9 t INTR t PINH may occasionally vary between 30 and 70 ns. may occasionally vary between 77.6 and 117.6 ns. PSW 13 Product specification SAA7500 MIN. TYP. MAX 48.8 50 97.6 11t P10 31. 1.024 31.25 32 31.25 22t PITN 2 250 31 ...
Page 14
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) Fig.5 Output timing for 10.24 Mbit/s interface (pins 56, 57, 58 and 59). September 1989 Fig.3 Waveform at clock input T20N (pin 5). Fig.4 Data input timing (pins 59, 61 and 63). 14 Product specification SAA7500 ...
Page 15
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) Fig.6 Audio data timing parallel out (pins 24, 21 and 20). Fig.7 Inter-IC Sound (I September 1989 2 S) timing and mute and interpolation flags (pins 42 to 46). 15 Product specification SAA7500 ...
Page 16
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) (1) Programme type - left (2) Programme type - right (3) This time is approximately 10 s Fig.9 Output timing programme type interface (pins 17 to 19). September 1989 Fig.8 PI interface timing (pins 52 to 54). 16 Product specification SAA7500 ...
Page 17
... Philips Semiconductors Digital satellite radio broadcasting tuner decoder (SAT-2) September 1989 Fig.10 Application proposal. 17 Product specification SAA7500 ...
Page 18
... max. 25.27 25.27 1.22 1.44 0.51 0.18 0.18 25.02 25.02 1.07 1.02 0.995 0.995 0.048 0.057 0.020 0.007 0.007 0.004 0.985 0.985 0.042 0.040 EUROPEAN PROJECTION Product specification SAA7500 SOT188 (1) ( max. max. 0.10 2.16 2. 0.085 0.085 ISSUE DATE 92-11-17 95-03-11 ...
Page 19
... Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 19 Product specification SAA7500 ...
Page 20
... Philips customers using or selling these products for use in such applications their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. September 1989 20 Product specification SAA7500 ...