lan9420 Standard Microsystems Corp., lan9420 Datasheet - Page 128

• Manufacturer Part Number: lan9420
• Description: Lan9420/lan9420i Single-chip Ethernet Controller With Hp Auto-mdix Support And Pci Interface
• Manufacturer: Standard Microsystems Corp.

Revision 1.1 (03-31-08)
4.4.6
31-16
15-11
BITS
10-6
5-2
1
0
RESERVED
PHY Address
For every access to this register, this field must be set to 00001b.
MII Register Index (MIIRINDA)
These bits select the desired MII register in the PHY.
RESERVED
MII Write (MIIWnR)
Setting this bit tells the PHY that this will be a write operation using the MII
data register. If this bit is not set, this will be a read operation, packing the
data in the MII data register.
MII Busy (MIIBZY)
This bit must be polled to determine when the MII register access is
complete. This bit must read a logical 0 before writing to this register or to
the MII data register. The LAN driver software must set (1) this bit in order
for the Host system to read or write any of the MII PHY registers.
During a MII register access, this bit will be set, signifying a read or write
access is in progress. The MII data register must be kept valid until the
MAC clears this bit during a PHY write operation. The MII data register is
invalid until the MAC has cleared this bit during a PHY read operation.
MII Access Register (MII_ACCESS)
This register is used to control the management cycles to the internal PHY.
Offset:
DESCRIPTION
0094h
Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface
DATASHEET
128
Size:
32 bits
R/W/SC
TYPE
SMSC LAN9420/LAN9420i
R/W
R/W
R/W
RO
RO
DEFAULT
00000b
00000b
Datasheet
0b
0b
-
-