adg3304 Analog Devices, Inc., adg3304 Datasheet
adg3304
Available stocks
Related parts for adg3304
adg3304 Summary of contents
Page 1
... Portable POS systems Low cost serial interfaces GENERAL DESCRIPTION The ADG3304 is a bidirectional logic level translator that con- tains four bidirectional channels. It can be used in multivoltage digital system applications, such as data transfer, between a low voltage digital signal processing controller and a higher voltage device using SPI and MICROWIRE interfaces ...
Page 2
... ADG3304 TABLE OF CONTENTS Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 6 ESD Caution.................................................................................. 6 Pin Configurations and Function Descriptions ........................... 7 Typical Performance Characteristics ............................................. 8 Test Circuits..................................................................................... 12 Terminology .................................................................................... 15 Theory of Operation ...................................................................... 16 Level Translator Architecture ................................................... 16 REVISION HISTORY 12/05—Rev Rev. B Changes to Table 1............................................................................ 3 Changes to Table 2............................................................................ 6 Changes to Figure 3 and Table 4..................................................... 7 Updated Outline Dimensions ....................................................... 19 Changes to Ordering Guide .......................................................... 21 6/05— ...
Page 3
... CCA 9 V − 0.4 CCY V − 0.4 CCY 6 V − 0.3 CCA V − 0.4 CCA = V/V (A→Y), A CCA = ADG3304 1 Max Unit ±1 μ ±1 μ 0.4 V ±1 μA pF 1.8 μ 3.5 ns 3.5 ns ...
Page 4
... ADG3304 Parameter 1.8 V ± 0.15 V ≤ V ≤ 3.3 V ± 0.3 V CCA CCY CCY A→Y Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew Y→A Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew 1. 1.3 V ≤ ...
Page 5
... CCA CCY V V/V CCY A CCA Y CCY 5 CCA CCY 5 Hi-Z, A CCA CCY 5 Hi-Z, Y CCA CCY Rev Page ADG3304 1 B Version Min Typ Max 2.5 6 6 ...
Page 6
... ADG3304 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 2. Parameter V to GND CCA V to GND CCY Digital Inputs (A) Digital Inputs ( GND Operating Temperature Range Extended Industrial (B Version) TSSOP and LFCSP Industrial (B Version) WLCSP Storage Temperature Range Junction Temperature θ ...
Page 7
... CCA . CCA . CCA . CCA Rev Page ADG3304 PIN 1 INDICATOR ADG3304 TOP VIEW (Not to Scale CONNECT NOTES 1. THE EXPOSED PADDLE CAN BE TIED TO GND OR LEFT FLOATING. DO NOT TIE CCA CCY ...
Page 8
... ADG3304 TYPICAL PERFORMANCE CHARACTERISTICS 1 25° CHANNEL 0 50pF L 0 3.3V, V CCA CCY 0.7 0.6 0.5 0.4 V CCA 0.3 0.2 0 1.2V, V CCA DATA RATE (Mbps) Figure 5. I vs. Data Rate (A→Y Level Translation) CCA 25° CHANNEL 50pF 3.3V CCA CCY ...
Page 9
... DATA RATE = 50kbps 3.0 2.5 30Mbps 2.0 20Mbps 1.5 1.0 10Mbps 0.5 5Mbps Figure 16. Fall Time vs. Capacitive Load at Pin Y (A→Y Level Translation) Rev Page ADG3304 = 25° 3.3V CCA = 5V CCY 50Mbps 30Mbps 20Mbps 10Mbps 5Mbps CAPACITIVE LOAD (pF) vs. Capacitive Load at Pin A for Y→A (5 V→3.3 V) ...
Page 10
... ADG3304 25° CHANNEL 9 DATA RATE = 50kbps 1.2V 1.8V CCA CCY CCA CCA CAPACITIVE LOAD (pF) Figure 17. Rise Time vs. Capacitive Load at Pin A (Y→A Level Translation) 4 25° CHANNEL 3.5 DATA RATE = 50kbps 3.0 2 1.2V 1.8V CCA ...
Page 11
... Figure 26. Eye Diagram at A Output (3 1.8 V Level Translation, 50 Mbps) 1V/DIV Figure 27. Eye Diagram at Y Output (3 Level Translation, 50 Mbps) 800mV/DIV Figure 28. Eye Diagram at A Output ( 3.3 V Level Translation, 50 Mbps) Rev Page ADG3304 T = 25°C A DATA RATE = 50Mbps C = 15pF L 1 CHANNEL ...
Page 12
... CCY 0.1μF Y CAPACITANCE METER Rev Page ADG3304 V CCY V CCA A Y GND Figure 32. Three-State Leakage Current at Pin Y ADG3304 V CCA 0.1μ GND Figure 33. EN Pin Leakage Current EN ADG3304 V CCA A GND Figure 34. Capacitance at Pin A 0.1μ CCY 0.1μF ...
Page 13
... Rev Page CCY Y CAPACITANCE METER V CCY ADG3304 + 10μF 0.1μF 1MΩ 50pF 1MΩ EN GND V CCY ADG3304 + 0.1μF 10μ GND V CCA CCA CCY CCY CCA 0V V CCA CCA CCY CCY CCA AND EN1 EN2 ADG3304 ...
Page 14
... 15pF 50pF V Y 50% t P,A→ 90% 50% 10% t R,A→Y Figure 38. Switching Characteristics (Y→A Level Translation) Rev Page CCY EN ADG3304 + V CCA 0.1μF 10μF 10μ 50Ω GND t t P,Y→A P,Y→ F,Y→A SIGNAL SOURCE = 50Ω ...
Page 15
... Y→A direction. V CCA V supply voltage. CCA V CCY V supply voltage. CCY I CCA V supply current. CCA I CCY V supply current. CCY I Hi- supply current during three-state mode (EN = 0). CCA I Hi- supply current during three-state mode (EN = 0). CCY Rev Page ADG3304 ...
Page 16
... High impedance state. V CCY 2 In normal operation, the ADG3304 performs level translation. While the ADG3304 enters into three-state mode. In this T2 mode, the current consumption from both the V 6kΩ supplies is reduced, allowing the user to save power, which is critical, especially on battery-operated systems. The EN input pin can be driven with either V logic levels ...
Page 17
... OH OL does not exceed the maximum junction temperature (see the Absolute Maximum Ratings section). Table 6 shows the guaranteed data rates at which the ADG3304 can operate in both directions (A→Y or Y→A level translation) for various V and V supply combinations. CCY Table 6 ...
Page 18
... When the application requires level translation between a micro- processor and multiple peripheral devices, the ADG3304 I/O pins can be three-stated by setting This feature allows the ADG3304 to share the data buses with other devices without causing contention issues. Figure 41 shows an application where a 1.8 V microprocessor is connected to a 3.3 V peripheral device using the three-state feature ...
Page 19
... COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1 Figure 44. 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ × Body, Very Thin Quad (CP-20-1) Dimensions shown in millimeters Rev Page 0.75 8° 0.60 0° 0. 0.17 BOTTOM 0.15 VIEW 0.13 (BALL SIDE UP) PIN 1 INDICATOR 2.25 2. 0.25 MIN 0.30 0.23 0.18 ADG3304 ...
Page 20
... ADG3304BRUZ-REEL 2 −40°C to +85°C 2 ADG3304BRUZ-REEL7 −40°C to +85°C 2 ADG3304BCPZ-REEL −40°C to +85°C 2 ADG3304BCPZ-REEL7 −40°C to +85°C 2 ADG3304BCBZ-REEL −25°C to +85°C 2 ADG3304BCBZ-REEL7 −25°C to +85°C 1 Branding on these packages is limited to three characters due to space constraints Pb-free part. © ...